

Order

Now



TPA3110D2

SLOS528F-JULY 2009-REVISED APRIL 2017

TPA3110D2 15-W Fil ter-Free Stereo Class-D Audio Power Amplifier With Speakerguard™

Technical

Documents

1 Features

- 15-W/ch into an 8- Ω Loads at 10% THD+N From a 16-V Supply
- 10-W/ch into 8-Ω Loads at 10% THD+N From a 13-V Supply
- 30-W into a 4- Ω Mono Load at 10% THD+N From a 16-V Supply
- 90% Efficient Class-D Operation Eliminates Need for Heat Sinks
- Wide Supply Voltage Range Allows Operation From 8 V to 26 V
- **Filter-Free Operation**
- SpeakerGuard[™] Speaker Protection Includes Adjustable Power Limiter Plus DC Protection
- Flow Through Pin Out Facilitates Easy Board Layout
- Robust Pin-to-Pin Short Circuit Protection and Thermal Protection With Auto Recovery Option
- Excellent THD+N / Pop-Free Performance
- Four Selectable, Fixed Gain Settings
- **Differential Inputs**

Applications 2

- Televisions
- **Consumer Audio Equipment**

3 Description

Tools &

Software

The TPA3110D2 is a 15-W (per channel) efficient, Class-D audio power amplifier for driving bridged-tied stereo speakers. Advanced EMI Suppression Technology enables the use of inexpensive ferrite bead filters at the outputs while meeting EMC requirements. SpeakerGuard[™] speaker protection circuitry includes an adjustable power limiter and a DC detection circuit. The adjustable power limiter allows the user to set a "virtual" voltage rail lower than the chip supply to limit the amount of current through the speaker. The DC detect circuit measures the frequency and amplitude of the PWM signal and shuts off the output stage if the input capacitors are damaged or shorts exist on the inputs.

Support &

Community

20

The TPA3110D2 can drive stereo speakers as low as 4 Ω . The high efficiency of the TPA3110D2, 90%, eliminates the need for an external heat sink when playing music.


The outputs are also fully protected against shorts to GND, VCC, and output-to-output. The short-circuit protection and thermal protection includes an autorecoverv feature.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TPA3110D2	HTSSOP (28)	9.70 mm × 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TPA3110D2 Simplified Application Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

Feat	tures	1
Арр	lications	1
Des	cription	1
Rev	ision History	2
Dev	ice Comparison Table	4
Pin	Configuration and F unctions	4
Spe	cifications	5
- 7.1	Absolute Maximum Ratings	5
7.2	ESD Ratings	<mark>6</mark>
7.3	Recommended Operating Conditions	6
7.4	Thermal Information	6
7.5	DC Characteristics: 24 V	6
7.6	DC Characteristics: 12 V	7
7.7	AC Characteristics: 24 V	7
7.8	AC Characteristics: 12 V	7
7.9	Typical Characteristics	8
Para	ameter Measurement Information	14
Deta	ailed Description	14
9.1	Overview	14
	App Des Rev Pin Spe 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 Para Deta	 7.2 ESD Ratings

	9.2	Functional Block Diagram	14
	9.3	Feature Description	15
		Device Functional Modes	
10	Арр	lication and Implementation	21
	10.1	Application Information	21
	10.2	Typical Applications	21
11	Pow	er Supply Recommendations	25
	11.1	Power Supply Decoupling, C _S	25
12	Layo	out	25
	12.1		
	12.2	Layout Example	26
13	Devi	ice and Documentation Support	27
	13.1		
	13.2	Documentation Support	27
	13.3	Community Resources	27
	13.4	Trademarks	27
	13.5	Electrostatic Discharge Caution	27
	13.6	Glossary	
14	Mec	hanical, Packaging, and Orderable	
		mation	27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision E (November 2015) to Revision F P	age
•	Added Measurement note added to characterization graphs	. 10
•	Added New Output Power vs Supply Voltage Characterization graph	. 10
•	Added footnote for heatsink and EVM	. 14

Changes from Revision D (July 2012) to Revision E

Changes from Revision B (July 2010) to Revision C

Changes from Revision A (July 2009) to Revision B

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1

С	hanges from Revision C (August 2010) to Revision D	Page
•	Added < 10 V/ms to V_I in the Absolute Maximum Ratings table, added Note 2	5
•	Changed the PBTL Select section. Added text - "The voltage slewseries with the terminals."	19
•	Added a 100k Ω resistor to AVCC Pin 14 and Note 1 to Figure 46	24
_		

•	Added slew rate adjustment information	17
•	Added AVCC to Pin 7 of Figure 46	24

EXAS **ISTRUMENTS**

www.ti.com

Page

Page

Page




C	hanges from Original (July 2009) to Revision A	Page
•	Changed Changed the Stereo Class-D Amplifier with BTL Output and Single-Ended Input illustration Figure 42 - Corrected the pin names.	21
•	Changed Changed the Stereo Class-D Amplifier with PBTL Output and Single-Ended Input illustration Figure 46 - Corrected the pin names.	24



5 Device Comparison Table

DEVICE NUMBER	SPEAKER CHANNELS		OUTPUT POWER (W)	ADDITIONAL FEATURES
TPA3110D2	Stereo	Class D	15	Power limiter
TPA3130D1 Stereo		Class D	15	
TPA3118D2	Stereo	Class D	30	Power limiter
TPA3116D1	Stereo	Class D	50	Power limiter

6 Pin Configuration and F unctions





PIN		TYPE	DESCRIPTION		
NO.	NAME		DESCRIPTION		
1 <u>SD</u> I		I	Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.		
2	FAULT	о	Open drain output used to display short circuit or dc detect fault status. Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise, both short circuit faults and dc detect faults must be reset by cycling PVCC.		
3	LINP	I	Positive audio input for left channel. Biased at 3 V.		
4	LINN	I	Negative audio input for left channel. Biased at 3 V.		
5	GAIN0	I	Gain select least significant bit. TTL logic levels with compliance to AVCC.		
6	GAIN1	I	Gain select most significant bit. TTL logic levels with compliance to AVCC.		
7	AVCC	Р	Analog supply		
8	AGND	— Analog signal ground. Connect to the thermal pad.			
9 GVDD O High-side FET gate drive supply. Nominal voltage is 7V. Also should be used as supply for PLI function.		High-side FET gate drive supply. Nominal voltage is 7V. Also should be used as supply for PLIMIT function.			
10 PLIMIT I Power limit level adjust. Connect a resistor divider from directly to GVDD for no power limit.		I	Power limit level adjust. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.		
11	11 RINN I Negative audio input for right channel. Biased at 3 V.		Negative audio input for right channel. Biased at 3 V.		
12 RINP I Positive audio input for right channel. Biased at 3 V.		Positive audio input for right channel. Biased at 3 V.			
13 NC — Not		_	Not connected		
14 PBTL I		I	Parallel BTL mode switch		

PIN			DECODIDION	
NO.	NAME	TYPE	DESCRIPTION	
15	PVCCR	Р	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.	
16	PVCCR	Р	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.	
17	BSPR	I	Bootstrap I/O for right channel, positive high-side FET.	
18	OUTPR	0	Class-D H-bridge positive output for right channel.	
19	PGND	_	Power ground for the H-bridges.	
20	OUTNR	0	lass-D H-bridge negative output for right channel.	
21	BSNR	Ι	Bootstrap I/O for right channel, negative high-side FET.	
22	BSNL	Ι	Bootstrap I/O for left channel, negative high-side FET.	
23	OUTNL	0	Class-D H-bridge negative output for left channel.	
24	PGND	_	Power ground for the H-bridges.	
25	OUTPL	0	Class-D H-bridge positive output for left channel.	
26	BSPL	I	Bootstrap I/O for left channel, positive high-side FET.	
27	PVCCL	Р	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.	
28	PVCCL	Р	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage	AVCC, PVCC	–0.3 V	30 V	V
	Interface pin voltage		–0.3 V	V _{CC} + 0.3 V	V
VI		SD, GAIN0, GAIN1, PBTL, FAULT ⁽²⁾		< 10 V/ms	
		PLIMIT	-0.3	GVDD + 0.3	V
		RINN, RINP, LINN, LINP	-0.3	6.3	V
	Continuous total power diss	Continuous total power dissipation		Thermal mation	
	Minimum Load Resistance	BTL: PVCC > 15 V		4.8	
RL		BTL: PVCC ≤ 15 V		3.2	
		PBTL		3.2	
T _A	Operating free-air temperate	ire	-40	85	°C
TJ	Operating junction temperature range ⁽³⁾		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The voltage slew rate of these pins must be restricted to no more than 10 V/ms. For higher slew rates, use a 100-k Ω resister in series with the pins.

(3) The TPA3110D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad. SLOS528F-JULY 2009-REVISED APRIL 2017

www.ti.com

STRUMENTS

EXAS

7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage	PVCC, AVCC	8	26	V
VIH	High-level input voltage	SD, GAIN0, GAIN1, PBTL	2		V
VIL	Low-level input voltage	SD, GAIN0, GAIN1, PBTL		0.8	V
V _{OL}	Low-level output voltage	FAULT, R _{PULL-UP} = 100 k, V _{CC} = 26 V		0.8	V
I _{IH}	High-level input current	\overline{SD} , GAIN0, GAIN1, PBTL, V _I = 2 V, V _{CC} = 18 V		50	μΑ
I_{IL}	Low-level input current	\overline{SD} , GAIN0, GAIN1, PBTL, V _I = 0.8 V, V _{CC} = 18 V		5	μΑ
T _A	Operating free-air temperature		-40	85	°C

7.4 Thermal Information

		TPA3110D2	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		28 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	30.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.5	°C/W
ΨJT	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 DC Characteristics: 24 V

 $T_A = 25^{\circ}C$, $V_{CC} = 24$ V, $R_L = 8 \Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
V _{os}	Class-D output offset voltage (measured differentially)	V _I = 0 V, Gain = 36 dB	V _I = 0 V, Gain = 36 dB		1.5	15	mV
I _{CC}	Quiescent supply current	\overline{SD} = 2 V, no load, PV _{CC} = 24 \	/		32	50	mA
I _{CC(SD)}	Quiescent supply current in shutdown mode	\overline{SD} = 0.8 V, no load, PV _{CC} = 24	١V		250	400	μA
-	Durin annual an atata anaisteana	$V_{CC} = 12 \text{ V}, I_{O} = 500 \text{ mA},$	High Side		240		0
r _{DS(on)}	Drain-source on-state resistance	$T_J = 25^{\circ}C$	Low side		240		mΩ
	Gain		GAIN0 = 0.8 V	19	20	21	
~		GAIN1 = 0.8 V	GAIN0 = 2 V	25	26	27	dB
G		04114 034	GAIN0 = 0.8 V	31	32	33	
		GAIN1 = 2 V	GAIN0 = 2 V	35	36	37	dB
t _{on}	Turn-on time	SD = 2 V			14		ms
t _{OFF}	Turn-off time	<u>SD</u> = 0.8 V			2		μs
GVDD	Gate Drive Supply	I _{GVDD} = 100 μA		6.4	6.9	7.4	V
t _{DCDET}	DC Detect time	$V_{(RINN)} = 6 V, VRINP = 0 V$			420		ms

7.6 DC Characteristics: 12 V

 $T_A = 25^{\circ}C$, $V_{CC} = 12$ V, $R_L = 8 \Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
V _{OS}	Class-D output offset voltage (measured differentially)	V _I = 0 V, Gain = 36 dB			1.5	15	mV
I _{CC}	Quiescent supply current	\overline{SD} = 2 V, no load, PV _{CC} = 12V			20	35	mA
I _{CC(SD)}	Quiescent supply current in shutdown mode	$\overline{\text{SD}}$ = 0.8 V, no load, PV _{CC} = 12	V		200		μA
3	Drain agurag an atota registance	V _{CC} = 12 V, I _O = 500 mA,	High Side		240		
r _{DS(on)}	Drain-source on-state resistance	$T_J = 25^{\circ}C$	Low side		240		mΩ
	Gain	GAIN1 = 0.8 V	GAIN0 = 0.8 V	19	20	21	٩D
<u> </u>		GAINT = 0.8 V	GAIN0 = 2 V	25	26	27	dB
G			GAIN0 = 0.8 V	31	32	33	-10
		GAIN1 = 2 V GAIN0 = 2 V		35	36	37	dB
t _{ON}	Turn-on time	<u>SD</u> = 2 V	SD = 2 V		14		ms
t _{OFF}	Turn-off time	<u>SD</u> = 0.8 V		2		μS	
GVDD	Gate Drive Supply	I _{GVDD} = 2 mA		6.4	6.9	7.4	V
Vo	Output Voltage maximum under PLIMIT control	$V_{(PLIMIT)} = 2 V; V_I = 1 V rms$		6.75	7.90	8.75	V

7.7 AC Characteristics: 24 V

 T_{A} = 25°C, V_{CC} = 24 V, R_{L} = 8 Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _{SVR}	Power Supply ripple rejection	200 mV _{PP} ripple at 1 kHz, Gain = 20 dB, Inputs ac-coupled to AGND		-70		dB
Po	Continuous output power	THD+N = 10%, f = 1 kHz, V_{CC} = 16 V		15		W
THD+N	Total harmonic distortion + noise	V_{CC} = 16 V, f = 1 kHz, P_O = 7.5 W (half-power)		0.1%		
V		20 Listo 22 kills A weighted filter Coin 20 dB		65		μV
V _n	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB		-80		dBV
	Crosstalk	$V_0 = 1$ Vrms, Gain = 20 dB, f = 1 kHz		-100		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted	102		dB	
f _{OSC}	Oscillator frequency		250	310	350	kHz
	Thermal trip point			150		°C
	Thermal hysteresis			15		°C

7.8 AC Characteristics: 12 V

 T_{A} = 25°C, V_{CC} = 12 V, R_{L} = 8 Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _{SVR}	Supply ripple rejection	200 mV _{PP} ripple from 20 Hz–1 kHz, Gain = 20 dB, Inputs ac-coupled to AGND		-70		dB
Po	Continuous output power	THD+N = 10%, f = 1 kHz; V _{CC} = 13 V		10		W
THD+N	Total harmonic distortion + noise	$R_L = 8 \Omega$, f = 1 kHz, $P_O = 5 W$ (half-power)		0.06%		
		20 Liste 22 kills. A weighted filter Caip. 20 dB		65		μV
Vn	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB		-80		dBV
	Crosstalk	$P_o = 1$ W, Gain = 20 dB, f = 1 kHz		-100		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted		102		dB
f _{OSC}	Oscillator frequency		250	310	350	kHz
	Thermal trip point			150		°C
	Thermal hysteresis			15		°C

TPA3110D2 SLOS528F – JULY 2009–REVISED APRIL 2017




www.ti.com

7.9 Typical Characteristics






Typical Characteristics (continued)



TPA3110D2 SLOS528F – JULY 2009–REVISED APRIL 2017 **NSTRUMENTS**


Texas

Typical Characteristics (continued)






Typical Characteristics (continued)



Typical Characteristics (continued)


All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3110D2 EVM which is available at www.ti.com.



Copyright © 2009–2017, Texas Instruments Incorporated



Typical Characteristics (continued)



- (1) Detailed parameters of heatsink: please refer to datasheet heatsink with part number ATS-TI10P-521-C1-R1.
- (2) Related parameters of the two-layer EVM: copper thickness of top layer and bottom layer are both 0.03556mm.

8 Parameter Measurement Information


All parameters are measured according to the conditions described in the Specifications section.

9 Detailed Description

9.1 Overview

The TPA3110D2 is a 15-W Class-D audio power amplifier. It is designed to drive BTL stereo speakers. This device is able to use inexpensive ferrite bead filters at the outputs while meeting EMC requirements. The TPA3110D2 can drive stereo speakers as low as 4 Ω and its high efficiency eliminates the need for an external heat sink. The device is fully protected against shorts to GND, VCC and output-to-output. The short-circuit protection and thermal protection includes an auto-recovery feature.

9.2 Functional Block Diagram






9.3 Feature Description

9.3.1 TPA3110D2 Modulation Scheme

The TPA3110D2 uses a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load. Each output is switching from 0 volts to the supply voltage. The OUTP and OUTN are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load sits at 0V throughout most of the switching period, reducing the switching current, which reduces any I²R losses in the load.





9.3.1.1 Ferrite Bead Filter Considerations

Using the Advanced Emissions Suppression Technology in the TPA3110D2 amplifier it is possible to design a high efficiency Class-D audio amplifier while minimizing interference to surrounding circuits. It is also possible to accomplish this with only a low-cost ferrite bead filter. In this case it is necessary to carefully select the ferrite bead used in the filter.

One important aspect of the ferrite bead selection is the type of material used in the ferrite bead. Not all ferrite material is alike, so it is important to select a material that is effective in the 10 to 100 MHz range which is key to the operation of the Class D amplifier. Many of the specifications regulating consumer electronics have emissions limits as low as 30 MHz. It is important to use the ferrite bead filter to block radiation in the 30 MHz and above range from appearing on the speaker wires and the power supply lines which are good antennas for these signals. The impedance of the ferrite bead can be used along with a small capacitor with a value in the range of 1000 pF to reduce the frequency spectrum of the signal to an acceptable level. For best performance, the resonant frequency of the ferrite bead/ capacitor filter should be less than 10 MHz.

Copyright © 2009–2017, Texas Instruments Incorporated



Feature Description (continued)

Also, it is important that the ferrite bead is large enough to maintain its impedance at the peak currents expected for the amplifier. Some ferrite bead manufacturers specify the bead impedance at a variety of current levels. In this case it is possible to make sure the ferrite bead maintains an adequate amount of impedance at the peak current the amplifier will see. If these specifications are not available, it is also possible to estimate the bead current handling capability by measuring the resonant frequency of the filter output at low power and at maximum power. A change of resonant frequency of less than fifty percent under this condition is desirable. Examples of ferrite beads which have been tested and work well with the TPA3110D2 include 28L0138-80R-10 and HI1812V101R-10 from Steward and the 742792510 from Wurth Electronics.

A high quality ceramic capacitor is also needed for the ferrite bead filter. A low ESR capacitor with good temperature and voltage characteristics will work best.

Additional EMC improvements may be obtained by adding snubber networks from each of the class D outputs to ground. Suggested values for a simple RC series snubber network would be 10 Ω in series with a 330 pF capacitor although design of the snubber network is specific to every application and must be designed taking into account the parasitic reactance of the printed circuit board as well as the audio amp. Take care to evaluate the stress on the component in the snubber network especially if the amp is running at high PVCC. Also, make sure the layout of the snubber network is tight and returns directly to the PGND or the PowerPAD[™] beneath the chip.




Figure 37. TPA3110D2 EMC Spectrum With FCC Class B Limits

9.3.1.2 Efficiency: LC Filter Required With The Traditional Class-D Modulation Scheme

The main reason that the traditional class-D amplifier needs an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is $2 \times V_{CC}$, and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.

The TPA3110D2 modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is V_{CC} instead of 2 × V_{CC} . As the output power increases, the pulses widen, making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not needed.

An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance but higher impedance at the switching frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.



Feature Description (continued)

9.3.1.3 When to Use an Output Filter for EMI Suppression

The TPA3110D2 has been tested with a simple ferrite bead filter for a variety of applications including long speaker wires up to 125 cm and high power. The TPA3110D2 EVM passes FCC Class B specifications under these conditions using twisted speaker wires. The size and type of ferrite bead can be selected to meet application requirements. Also, the filter capacitor can be increased if necessary with some impact on efficiency.

There may be a few circuit instances where it is necessary to add a complete LC reconstruction filter. These circumstances might occur if there are nearby circuits which are sensitive to noise. In these cases a classic second order Butterworth filter similar to those shown in the figures below can be used.

Some systems have little power supply decoupling from the AC line but are also subject to line conducted interference (LCI) regulations. These include systems powered by "wall warts" and "power bricks." In these cases, it LC reconstruction filters can be the lowest cost means to pass LCI tests. Common mode chokes using low frequency ferrite material can also be effective at preventing line conducted interference.






Figure 38. Typical LC Output Filter, Cutoff Frequency of 27 Khz, Speaker Impedance = 8 Ω









9.3.2 Gain Setting Via GAIN0 And GAIN1 Inputs

The gain of the TPA3110D2 is set by two input terminals, GAIN0 and GAIN1. The voltage slew rate of these gain terminals, along with terminals 1 and 14, must be restricted to no more than 10V/ms. For higher slew rates, use a $100k\Omega$ resistor in series with the terminals.

Copyright © 2009–2017, Texas Instruments Incorporated

Feature Description (continued)

The gains listed in Table 2 are realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance (Z_1) to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by ±20% due to shifts in the actual resistance of the input resistors.

For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 7.2 k Ω , which is the absolute minimum input impedance of the TPA3110D2. At the lower gain settings, the input impedance could increase as high as 72 k Ω

GAIN1	GAIN0	AMPLIFIER GAIN (dB)	INPUT IMPEDANCE (kΩ)
		ТҮР	ТҮР
0	0	20	60
0	1	26	30
1	0	32	15
1	1	36	9

Table 2. Gain Setting

9.3.3 Differential Inputs

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3110D2 with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3110D2 with a single-ended source, ac ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply the audio source to either input. In a single-ended input application, the unused input should be ac grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

The impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. This is to allow the input dc blocking capacitors to become completely charged during the 14 ms power-up time. If the input capacitors are not allowed to completely charge, there will be some additional sensitivity to component matching which can result in pop if the input components are not well matched.

9.3.4 PLIMIT

The voltage at pin 10 can used to limit the power to levels below that which is possible based on the supply rail. Add a resistor divider from GVDD to ground to set the voltage at the PLIMIT pin. An external reference may also be used if tighter tolerance is required. Also add a 1μ F capacitor from pin 10 to ground.




Figure 41. PLIMIT Circuit Operation



The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to fixed maximum value. This limit can be thought of as a *virtual* voltage rail which is lower than the supply connected to PVCC. This "virtual" rail is 4 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2 x R_S} \right) x V_P \right)^2}{2 x R_L} \quad \text{for unclipped power}$$

Where:

- R_s is the total series resistance including R_{DS(on)}, and any resistance in the output filter.
- R_L is the load resistance.
- V_P is the peak amplitude of the output possible within the supply rail.
- P_{OUT} (10%THD) = 1.25 × P_{OUT} (unclipped)

(1)

TEST CONDITIONS	PLIMIT VOLTAGE	OUTPUT POWER (W)	OUTPUT VOLTAGE AMPLITUDE (V _{P-P})
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=26dB	6.97	36.1 (thermally limited)	43
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=26dB	2.94	15	25.2
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=26dB	2.34	10	20
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=26dB	1.62	5	14
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=20dB	6.97	12.1	27.7
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=20dB	3.00	10	23
PVCC=24V, Vin=1Vrms, RL=8Ω, Gain=20dB	1.86	5	14.8
PVCC=12V, Vin=1Vrms, RL=8Ω, Gain=20dB	6.97	10.55	23.5
PVCC=12V, Vin=1Vrms, RL=8Ω, Gain=20dB	1.76	5	15

Table 3. PLIMIT Typical Operation

9.3.5 GVDD Supply

The GVDD Supply is used to power the gates of the output full bridge transistors. It can also be used to supply the PLIMIT voltage divider circuit. Add a $1-\mu F$ capacitor to ground at this pin.

9.3.6 PBTL Select

TPA3110D2 offers the feature of parallel BTL operation with two outputs of each channel connected directly. If the PBTL pin (pin 14) is tied high, the positive and negative outputs of each channel (left and right) are synchronized and in phase. To operate in this PBTL (mono) mode, apply the input signal to the RIGHT input and place the speaker between the LEFT and RIGHT outputs. Connect the positive and negative output together for best efficiency. The voltage slew rate of the PBTL pin must be restricted to no more than 10V/ms. For higher slew rates, use a 100k Ω resistor in series with the terminals. For an example of the PBTL connection, see the schematic in the APPLICATION INFORMATION section.

For normal BTL operation, connect the PBTL pin to local ground.

TPA3110D2

SLOS528F-JULY 2009-REVISED APRIL 2017



www.ti.com

9.3.7 Thermal Protection

Thermal protection on the TPA3110D2 prevents damage to the device when the internal die temperature exceeds 150° C. There is a $\pm 15^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15° C. The device begins normal operation at this point with no external system interaction.

Thermal protection faults are NOT reported on the FAULT terminal.

9.3.8 DC Detect

TPA3110D2 has circuitry which will protect the speakers from DC current which might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault will be reported on the FAULT pin as a low state. The DC Detect fault will also cause the amplifier to shutdown by changing the state of the outputs to Hi-Z. To clear the DC Detect it is necessary to cycle the PVCC supply. Cycling S D will NOT clear a DC detect fault.

A DC Detect Fault is issued when the output differential duty-cycle of either channel exceeds 14% (for example, +57%, -43%) for more than 420 msec at the same polarity. This feature protects the speaker from large DC currents or AC currents less than 2Hz. To avoid nuisance faults due to the DC detect circuit, hold the SD pin low at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance DC detect faults.

The minimum differential input voltages required to trigger the DC detect are show in table 2. The inputs must remain at or above the voltage listed in the table for more than 420 msec to trigger the DC detect.

AV(dB)	Vin (mV, differential)
20	112
26	56
32	28
36	17

Table 4. DC Detect Threshold

9.3.9 Short-Circuit Protection and Automatic Recovery Feature

TPA3110D2 has protection from overcurrent conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FAULT pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD pin through the low state.

If automatic recovery from the short circuit protection latch is desired, connect the \overline{FAULT} pin directly to the \overline{SD} pin. This allows the \overline{FAULT} pin function to automatically drive the \overline{SD} pin low which clears the short-circuit protection latch.

9.4 Device Functional Modes

9.4.1 SD Operation

The TPA3110D2 employs a shutdown mode of operation designed to <u>red</u>uce supply current (I_{CC}) to the absolute minimum level during periods of nonuse for power conservation. The SD input terminal should be held high (see specification table for trip point) during normal operation when the amplifier is in use. Pulling SD low causes the outputs to mute and the amplifier to enter a low-current state. Never leave SD unconnected, because amplifier operation would be unpredictable.

For the best power-off pop performance, place the amplifier in the shutdown mode prior to removing the power supply voltage.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section describes a stereo BTL application and a mono PBTL application. In the stereo application the Power Limiter is implemented, however in the mono application this limiter is not used.

10.2 Typical Applications

10.2.1 Stereo Class-D Amplifier With BTL Output and Single-Ended Inputs With Power Limiting




Figure 42. Typical Application Schematic With BTL Output and Single-Ended Inputs With Power Limiting

Typical Applications (continued)

10.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 5.

Table J. Design Farameters								
DESIGN PARAMETER	EXAMPLE VALUE							
Power supply	8 V to 26 V							
Shutdown gain and DPTL controls	High > 2 V							
Shutdown, gain, and PBTL controls	Low < 0.8 V							
Speaker impedance BTL	4 to 8 Ω							
Speaker impedance PBTL	2 to 8 Ω							

Table 5. Design Parameters

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Input Resistance

Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 9 k Ω ±20%, to the largest value, 60 k Ω ±20%. As a result, if a single capacitor is used in the input high-pass filter, the –3 dB or cutoff frequency may change when changing gain steps.




Figure 43. Input Impedance of the TPA3110D2

The –3-dB frequency can be calculated using Equation 2. Use the Z_I values given in Table 2.

$$f = \frac{1}{2\pi Z_i C_i}$$

(2)

10.2.1.2.2 Input Capacitor, CI

In the typical application, an input capacitor (C_I) is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_I and the input impedance of the amplifier (Z_I) form a high-pass filter with the corner frequency determined in Equation 3.

$$f_c = \frac{1}{2\pi Z_i C_i}$$

Т

Т

The value of C_1 is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where Z_1 is 60 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 3 is reconfigured as Equation 4.

Product Folder Links: TPA3110D2

$$C_i = \frac{1}{2\pi Z_i f_c}$$

(4)

www.ti.com



In this example, C_1 is 0.13 μ F; so, one would likely choose a value of 0.15 μ F as this value is commonly used. If the gain is known and is constant, use Z_1 from Table 2 to calculate C_1 . A further consideration for this capacitor is the leakage path from the input source through the input network (C_1) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 3 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages and it is important to ensure that boards are cleaned properly.


10.2.1.2.3 BSN and BSP Capacitors

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 0.22 μ F ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 0.22 μ F capacitor must be connected from OUTPx to BSPx, and one 0.22 μ F capacitor must be connected from OUTPx to BSPx. (See the application circuit diagram in Figure 42.)

The bootstrap capacitors connected between the BSxx pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

10.2.1.2.4 Using Low-ESR Capacitors

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.



25 Gain = 20 dB $Z_{I} = 4 \Omega + 33 \mu H$ 20 Po - Output Power - W THD = 10% 15 THD = 1% 10 5 0 6 8 10 12 14 16 18 V_{CC} - Supply Voltage - V G017 Note: Dashed Lines represent thermally limited regions. Figure 45. Output Power vs Supply Voltage (BTL)

10.2.1.3 Application Curves

TPA3110D2 SLOS528F – JULY 2009 – REVISED APRIL 2017

PVCC 100 µF 0.1 µ 1000 pF 100 kΩ **\$** Control 28 1 SD PVCCL **Μ** 1 kΩ System 2 27 FAULT PVCCL 3 26 LINP BSPL 0.47 µF 4 25 LINN OUTPL 5 24 GAIN0 PGND FB 23 Å 6 AVCC OUTNL GAIN1 Ť 1000 pF 7 22 PVCC AVCC BSNL **Μ** 10 Ω TPA3110D2 8 21 BSNR AGND 1000 pF 9 20 1 uF GVDD OUTNR FB 10 19 PLIMIT PGND 0.47 µF 18 11 1 μI OUTPR RINN Audio 12 17 RINP BSPR Source 1 μF 13 16 PVCCR NC 0.1 µI 100 kΩ ⁽¹⁾ 100 µF 1000 pF 14 15 AVCC PBTL PVCCR GND 29 PowerPAD

10.2.2 Stereo Class-D Amplifier With PBTL Output and Single-Ended Input

(1) 100 k Ω resistor is needed if the PVCC slew rate is more than 10 V/ms.

Figure 46. Typical Application Schematic With PBTL Output and Single-Ended Input

PVCC

10.2.2.1 Design Requirements

Refer to Table 5 for the Stereo Class-D Amplifier With PBTL Output and Single-Ended Input Application Design Requirements.


10.2.2.2 Detailed Design Procedure

Refer to *Detailed Design Procedure* for the *Stereo Class-D Amplifier With PBTL Output and Single-Ended Input* Application Detailed Design Procedure.

www.ti.com



10.2.2.3 Application Curve



Note: Dashed Lines represent thermally limited regions. Figure 47. Output Power vs Supply Voltage (PBTL)

11 Power Supply Recommendations

The TPA3110D2 is designed to operate form an input voltage supply range between 8-V and 26-V. Therefore, the output voltage range of power supply should be within this range and well regulated. The current capability of upper power should not exceed the maximum current limit of the power switch.

11.1 Power Supply Decoupling, C_s

The TPA3110D2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. Optimum decoupling is achieved by using a network of capacitors of different types that target specific types of noise on the power supply leads. For higher frequency transients due to parasitic circuit elements such as bond wire and copper trace inductances as well as lead frame capacitance, a good quality low equivalent-series-resistance (ESR) ceramic capacitor of value between 220 pF and 1000 pF works well. This capacitor should be placed as close to the device PVCC pins and system ground (either PGND pins or PowerPAD[™]) as possible.

For mid-frequency noise due to filter resonances or PWM switching transients as well as digital hash on the line, another good quality capacitor typically 0.1 μ F to 1 μ F placed as close as possible to the device PVCC leads works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 220 μ F or greater placed near the audio power amplifier is recommended.

The 220- μ F capacitor also serves as a local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power to the output transistors, so a 220 μ F or larger capacitor should be placed on each PVCC terminal. A 10- μ F capacitor on the AVCC terminal is adequate. Also, a small decoupling resistor between AVCC and PVCC can be used to keep high frequency class D noise from entering the linear input amplifiers.

12 Layout

12.1 Layout Guidelines

The TPA3110D2 can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the Class-D switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions will help to meet EMC requirements.

 Decoupling capacitors—The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC terminals as possible. Large (220 µF or greater) bulk power supply decoupling capacitors should be placed near the TPA3110D2 on the PVCCL and PVCCR supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the thermal pad directly for an excellent ground connection. Consider adding a small, good quality low ESR





Layout Guidelines (continued)

ceramic capacitor between 220 pF and 1000 pF and a larger mid-frequency cap of value between 0.1µF and 1µF also of good quality to the PVCC connections at each end of the chip.

- Keep the current loop from each of the outputs through the ferrite bead and the small filter cap and back to PGND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.
- Grounding—The AVCC (pin 7) decoupling capacitor should be grounded to analog ground (AGND). The PVCC decoupling capacitors should connect to PGND. Analog ground and power ground should be connected at the thermal pad, which should be used as a central ground connection or star ground for the TPA3110D2.
- Output filter—The ferrite EMI filter (Figure 40) should be placed as close to the output terminals as possible for the best EMI performance. The LC filter (Figure 38 and Figure 39) should be placed close to the outputs. The capacitors used in both the ferrite and LC filters should be grounded to power ground.
- Thermal Pad—The thermal pad must be soldered to the PCB for proper thermal performance and optimal
 reliability. The dimensions of the thermal pad and thermal land should be 6.46mm by 2.35mm. Seven rows of
 solid vias (three vias per row, 0,3302 mm or 13 mils diameter) should be equally spaced underneath the
 thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom
 layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. See the TI Application
 Report SLMA002 for more information about using the TSSOP thermal pad. For recommended PCB
 footprints, see figures at the end of this data sheet.

For an example layout, see the TPA3110D2 Evaluation Module (TPA3110D2EVM) User Manual. Both the EVM user manual and the thermal pad application report are available on the TI Web site at www.ti.com.







13 Device and Documentation Support

13.1 Device Support

13.1.1 Development Support

For the TPA3110D2 TINA-TI Reference Design, see SLAM052

For the TPA3110D2 TINA-TI Spice Model, see SLAM053

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- Application Report, PowerPAD™ Thermally Enhanced Package, SLMA002
- Application Report, Using Thermal Calculation Tools for Analog Components, SLUA566
- Application Report, AN-1737 Managing EMI in Class D Audio Applications, SNAA050
- Application Report, AN-1849 An Audio Amplifier Power Supply Design, SNAA057
- Application Report, Guidelines for Measuring Audio Power Amplifier Performance, SLOA068
- User's Guide, TPA3110D2 EVM Audio Amplifier Evaluation Board SLOU263

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

SpeakerGuard, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3110D2PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPA3110D2	Samples
TPA3110D2PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPA3110D2	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF TPA3110D2 :

• Automotive: TPA3110D2-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	*All	dimensions	are	nominal
-----------------------------	------	------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3110D2PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3110D2PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPA3110D2PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5

PWP 28

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224765/B

PWP (R-PDSO-G28)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



DTE: A. All linear dimensions are in millimeters B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <htp://www.ti.com>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated