Ultra-Efficient Ambient Energy Manager with Boost Converter, Ratio and Constant Voltage Regulation, Buck Output, and 5 V Charger

Features and Benefits

Harvester source input
- Harvest from 400 mV up to 2.24 V.
- Up to 120 mA current extracted.
- Boost conversion efficiency up to 95 %.

Maximum Power Point Tracking
- Configurable source regulation mode to open-circuit voltage ratio or constant voltage.
- Configurable MPPT ratio from 70 % to 85 %, MPPT sensing timing and period, or source constant voltage.

Cold-start capabilities
- Coldstart from the source (min. 2.4 µW with 415 mV), the 5 V charger input, or the storage element.

Overdischarge and overcharge protections
- Protection thresholds from 2.30 V to 4.60 V.
- Supports various rechargeable storage element types with preset protection levels or I²C configurations.

Thermal monitoring
- Storage element protections against cold and hot temperatures during charging and discharging.

Regulated output for application circuit
- Output voltage from 2.20 V to 3.30 V.
- Up to 50 mA output current.
- Buck conversion efficiency up to 96 %.

System configuration by GPIO or I²C
- Basic configurations through GPIO.
- All setting configurations and system data available through I²C (Fast Mode Plus).

Average Power Monitoring
- Measurement of the power transferred to the storage element from the source and from the storage element to the application circuit (AEM11921 only).

5 V charger capability
- Extra charging input for 5 V power supplies.
- Charging current of 180 mA.
- Optional overvoltage protection up to 20 V.

Shipping mode
- Storage element charge and discharge disabling during shipment.

Product compatibility
- Common pinout and layout-compatible with SPM10140

Applications

- Smart home
- Smart building
- Edge IoT
- Industrial sensor
- Retail
- PC accessories

Description

The AEM1192x is a fully integrated and compact Ambient Energy Management circuit that extracts DC power from a harvesting source to store energy in a rechargeable storage element and supplies an application circuit. A 5 V charger input can be used to charge the storage element (e.g., if it gets depleted). This ultra-efficient PMIC allows for extending battery lifetime and eliminating the primary battery in a large range of applications.

The AEM1192x implements two source regulation methods, allowing for harvesting the maximum power available from various harvesters, and a buck converter with configurable output voltage to supply an application circuit with high efficiency.

With its unique cold-start circuit, the AEM1192x can start operating with a source power as low as 2.4 µW (min. 415 mV), from its 5 V charger input or directly from the storage element energy.


Configurable protection thresholds prevent overcharging and overdischarging the storage element without any additional external components. A thermal monitoring feature allows to measure the ambient temperature and prevent charging or discharging the storage element outside configurable temperature ranges.

I²C communication lets the application MCU control every setting and access AEM1192x data.

The AEM1192x PMIC is available in two versions (AEM11920 and AEM11921). The difference between the two versions is the AEM11921's unique Average Power Monitoring (APM) feature that allows the application circuit to estimate the energy transferred to and from the storage element.

Device Information

Description	Part Number
AEM11920, QFN 20-pin, 3 x 3 mm	10AEM11920K0000
AEM11921, QFN 20-pin, 3 x 3 mm	10AEM11921K0000
AEM11920 - Evaluation board	2AAEM11920K001
AEM11921 - Evaluation board	2AAEM11921K001



Copyright © 2026 e-peas SA

Table of Contents

1. Introduction 9
2. Pin Configuration and Functions 10
3. Specifications 12
3.1. Absolute Maximum Ratings 12
3.2. ESD Ratings 12
3.3. Thermal Resistance 12
3.4. Electrical Characteristics at 25 °C 13
3.5. Recommended Operating Conditions 17
3.5.1. External Inductors Information 18
3.5.2. External Capacitors Information 18
3.6. Typical Characteristics 19
3.6.1. Boost Converter Conversion Efficiency 19
3.6.2. Buck Converter Conversion Efficiency 20
4. Functional Block Diagram 21
5. Theory of Operation 22
5.1. Cold-Start Circuits 22
5.2. Boost Converter 22
5.2.1. Operation Principle 22
5.2.2. Maximum Power Point Tracking 23
5.2.3. Source Constant Voltage Regulation 24
5.2.4. Source Bleed 24
5.3. Buck Converter 24
5.3.1. Normal Mode 25
5.3.2. Bypass Mode 25
5.4. Storage Element Protections 26
5.5. Thermal Monitoring 27
5.6. Average Power Monitoring 27
5.6.1. APM IRQ 27
5.7. 5 V Charger 28
5.7.1. CC/CV Mode 28
5.7.2. Overvoltage Protection (OVP) Circuit 29
5.8. IRQ Pin 29
5.9. Shipping Mode 30
5.10. State Machine Description 31
5.10.1. RESET STATE 31
5.10.2. SENSE STO STATE 32
5.10.3. START STATE 32
5.10.4. SUPPLY STATE 33
5.10.5. OVDIS STATE 33
5.10.6. SLEEP STATE 34
6. System Configuration 35
6.1. Configuration Pins and I²C 35
6.1.1. Configuration Pins 35
6.1.2. Configuration by I²C 35
6.2. Maximum Power Point Tracking 36

Copyright © 2026 e-peas SA

6.3. Source Constant Voltage Regulation 36
6.4. Storage Element Protection Thresholds 36
6.5. Load Voltage 37
6.6. Thermal Monitoring 38
6.6.1. Temperature Protection Thresholds 38
6.6.2. Temperature Hysteresis 39
6.7. Shipping Mode 39
7. I²C Serial Interface Protocol 40
8. Register Map 42
9. Registers Configuration 45
9.1. I²C Control (CTRL) 45
9.2. Source Regulation (SRCREGU) 46
9.2.1. Constant Voltage Configuration 47
9.2.2. MPPT Configuration 48
9.3. Storage Element Threshold Voltages 49
9.3.1. Overdischarge Voltage (VOVDIS) 49
9.3.2. Charge-Ready Voltage (VCHRDY) 50
9.3.3. Buck Charge-Ready Voltage (VCHRDYBUCK) 51
9.3.4. Overcharge Voltage (VOVCH) 52
9.3.5. Storage Element Voltage Hysteresis (STOHYST) 53
9.4. Boost Converter (BSTCFG) 54
9.5. Buck Converter (BUCKCFG) 55
9.6. 5 V Charger (CHG5V) 56
9.7. Thermal Protection (TEMPPROTECT) 57
9.8. Storage Element Charge Temperature Protection 58
9.8.1. TEMPCOLDCH 58
9.8.2. TEMPHOTCH 58
9.9. Storage Element Discharge Temperature Protection 59
9.9.1. TEMPCOLDDIS 59
9.9.2. TEMPHOTDIS 59
9.10. Average Power Monitoring (APM) 60
9.11. IRQ Enable (IRQENx) 61
9.11.1. IRQEN0 61
9.11.2. IRQEN1 63
9.12. IRQ Flags (IRQFLGx) 65
9.12.1. IRQFLG0 65
9.12.2. IRQFLG1 67
9.13. Status (STATUSx) 69
9.13.1. STATUS0 69
9.13.2. STATUS1 70
9.14. APM Data Summary (APMxSRC and APMxLOAD) 71
9.15. SRC APM Data (APMxSRC) 72
9.15.1. APM0SRC 72
9.15.2. APM1SRC 72
9.15.3. APM2SRC 72
9.16. LOAD APM Data (APMxLOAD) 73
9.16.1. APM0LOAD 73
9.16.2. APM1LOAD 73

Copyright © 2026 e-peas SA

9.16.3. APM2LOAD 73
9.17. APM Error (APMERR) 74
9.18. Temperature Monitoring Data (TEMP) 75
9.19. Storage Element Voltage Data (STO) 76
9.20. Source Voltage Data (SRC) 77
10. Typical Application Circuits **79**
10.1. Example Circuit 1 80
10.2. Example Circuit 2 82
11. Circuit Behavior **84**
11.1. Startup from SRC 84
11.1.1. Configuration 84
11.1.2. Observations 85
11.2. Startup from 5V_IN 86
11.2.1. Configuration 86
11.2.2. Observations 87
11.3. Shutdown 88
11.3.1. Configuration 88
11.3.2. Observations 89
11.4. Shipping Mode Ignore 90
11.4.1. Configuration 90
11.4.2. Observations 91
11.5. 5 V Charger Overvoltage Protection 93
11.5.1. Configuration 93
11.5.2. Observations 94
11.6. Buck Converter Bypass Mode 95
11.6.1. Configuration 95
11.6.2. Observations 96
12. Minimum BOM **98**
13. Layout **99**
13.1. Guidelines 99
13.2. Example 100
13.3. Thermal Considerations 100
13.3.1. Power Dissipation Calculation 100
13.3.2. Junction Temperature Estimation 101
13.3.3. Thermal Operating Limits 101
14. Package Information **102**
14.1. Moisture Sensitivity Level 102
14.2. RoHS Compliance 102
14.3. REACH Compliance 102
14.4. Package Dimensions 103
14.5. Board Layout 104
15. Glossary **105**
16. Revision History **107**

Copyright © 2026 e-peas SA

List of Figures

Figure 1: Simplified schematic view 9
Figure 2: Pinout diagram 10
Figure 3: SRC to STO efficiency vs. V_{SRC} 19
Figure 4: STO to LOAD efficiency vs I_{LOAD} 20
Figure 5: Functional block diagram 21
Figure 6: Simplified schematic view of the boost converter 22
Figure 7: Simplified schematic view of the buck converter 24
Figure 8: Average Power Monitoring in the power chain 27
Figure 9: Charging phases of the 5 V charger 28
Figure 10: 5 V charger overvoltage (OVP) external circuit 29
Figure 11: State machine 31
Figure 12: TH_REF and TH_MON connections 38
Figure 13: Thermal protection hysteresis 39
Figure 14: I²C transmission frame 40
Figure 15: Read and write I²C transmission 41
Figure 16: Typical application circuit 1 80
Figure 17: Typical application circuit 2 82
Figure 18: Startup from SRC behavior 85
Figure 19: Startup from 5V_IN behavior 87
Figure 20: Shutdown behavior 89
Figure 21: SHIP_MODE ignore behavior with application circuit action 91
Figure 22: SHIP_MODE ignore behavior without application circuit action 92
Figure 23: 5 V charger overvoltage protection behavior 94
Figure 24: LOAD behavior without bypass mode 96
Figure 25: LOAD behavior with bypass mode 97
Figure 26: Schematic 98
Figure 27: Layout example 100
Figure 28: QFN 20-pin 3 x 3 mm drawing (all dimensions in mm) 103
Figure 29: Recommended layout for QFN 20-pin (all dimensions in mm) 104

Copyright © 2026 e-peas SA

List of Tables

Table 1: Pins description (part 1) 10
Table 2: Pins description (part 2) 11
Table 3: Absolute maximum ratings 12
Table 4: ESD ratings 12
Table 5: Thermal data 12
Table 6: Electrical characteristics (part 1) 13
Table 7: Electrical characteristics (part 2) 14
Table 8: Electrical characteristics (part 3) 15
Table 9: Electrical characteristics (part 4) 16
Table 10: Recommended operating conditions 17
Table 11: Default source MPPT configurations 36
Table 12: Storage element thresholds configuration with STO_CFG pin 36
Table 13: Buck charge-ready threshold configuration with STO_CFG pin 36
Table 14: Storage element overcharge hysteresis configuration with STO_CFG pin 37
Table 15: Temperature thresholds configuration with STO_CFG pin with the recommended R_{DIV} and R_{TH} 37
Table 16: LOAD voltage configuration with LOAD_CFG[1:0] pins 37
Table 17: Register map 42
Table 18: CTRL register 45
Table 19: SRCREGU register 46
Table 20: Summary of SRCREGU register fields 46
Table 21: SRC constant voltage values configured by SRCREGU (SRCREGU.MODE = 0) 47
Table 22: SRC MPPT ratio configured by SRCREGU (SRCREGU.MODE = 1) 48
Table 23: SRC MPPT wait time configured by SRCREGU (SRCREGU.MODE = 1) 48
Table 24: SRC MPPT period configured by SRCREGU (SRCREGU.MODE = 1) 48
Table 25: VOVDIS register 49
Table 26: Storage element V_{OVDIS} configuration by VOVDIS register 49
Table 27: VCHRDY register 50
Table 28: Storage element V_{CHRDY} configuration by VCHRDY register 50
Table 29: VCHRDYBUCK register 51
Table 30: Storage element $V_{CHRDY,BUCK}$ configuration by VCHRDYBUCK register 51
Table 31: VOVCH register 52
Table 32: Storage element V_{OVCH} configuration by VOVCH register 52

Copyright © 2026 e-peas SA

Table 33: STOHYST register 53
Table 34: Storage element hysteresis configuration by STOHYST register 53
Table 35: BSTCFG register 54
Table 36: BUCKCFG register 55
Table 37: V_{LOAD} settings by BUCKCFG.VLOAD register 55
Table 38: CHG5V register 56
Table 39: TEMPPROTECT register 57
Table 40: Thermal hysteresis configuration by TEMPPROTECT.HYST register 57
Table 41: TEMPCOLDCH register 58
Table 42: TEMPHOTCH register 58
Table 43: TEMPCOLDDIS register 59
Table 44: TEMPHOTDIS register 59
Table 45: APM register 60
Table 46: IRQEN0 register 61
Table 47: IRQEN1 register 63
Table 48: IRQFLG0 register 65
Table 49: IRQFLG1 register 67
Table 50: STATUS0 register 69
Table 51: STATUS1 register 70
Table 52: Summary of APMxSRC and APMxLOAD register fields 71
Table 53: APM0SRC register 72
Table 54: APM1SRC register 72
Table 55: APM2SRC register 72
Table 56: APM0LOAD register 73
Table 57: APM1LOAD register 73
Table 58: APM2LOAD register 73
Table 59: APMERR register 74
Table 60: TEMP register 75
Table 61: STO register 76
Table 62: SRC register 77
Table 63: Source voltage V_{SRC} from SRC.DATA register value (formula) 77
Table 64: Source voltage V_{SRC} from SRC.DATA register value (lookup table) 77
Table 65: Typical application circuit 1 I^2C configurations 83
Table 66: Minimum BOM 98

Copyright © 2026 e-peas SA

Table 67: Moisture sensitivity level 102
Table 68: Glossary 105
Table 69: Revision history 107

Copyright © 2026 e-peas SA




Figure 1: Simplified schematic view

1. Introduction

The AEM1192x is a full-featured energy efficient power management circuit able to harvest energy from a harvester (connected to SRC) to charge a storage element (connected to STO) and to supply an application circuit (connected to LOAD). The storage element can also be charged from a 5 V power supply. This is done with a minimal bill of material.

The heart of the AEM1192x is composed of a switching boost converter for energy harvesting and a buck converter for supplying the load. Both have high power conversion efficiency.

The AEM1192x can be configured either by configuration pins for basic configurations or by a set of registers accessed through an I²C bus for advanced configurations.

The 5 V power input 5V_IN allows for charging the storage element using a CC/CV (constant current / constant voltage) method. Additionally, an optional external circuit can be used to protect the AEM1192x from an overvoltage from the external supply connected on 5V_IN.

As soon as the required cold-start conditions are available on SRC (2.4 µW with 415 mV), the AEM1192x coldstarts and extracts the power available from the source if the working input voltage is above $V_{SRC,REG}$ (constant voltage mode) or V_{MPP} (MPPT ratio mode). Cold start can also be performed from the 5 V power supply input 5V_IN (without overvoltage protection circuit) or directly from the storage element energy (triggered by the 5 V supply detection or SHIP_MODE pin high-to-low transition).

By default, the AEM1192x regulates its SRC input based on a Maximum Power Point tracking (MPPT) ratio mode with fixed ratio and timings. If configured through I²C, the SRC regulation mode can be configured to MPPT ratio (with configurable ratio and timings) or constant voltage (with configurable constant voltage target).

The storage element protection thresholds can be configured between 2 preset configurations through the STO_CFG pin without any additional external component. If those configurations do not fit the user's storage element, the thresholds can be configured individually through I²C registers. The ST_STO status pin provides information about the voltage level of the storage element.

An optional thermal monitoring circuit allows the AEM1192x to protect its storage element by disabling the storage element charge or discharge outside of a configured temperature range.

If the storage element is sufficiently charged, the buck converter provides a regulated output voltage on the LOAD pin, allowing an application circuit to be supplied. The regulated voltage can be set through the LOAD_CFG[1:0] pins or through the I²C registers.

With the AEM11921 only, if using I²C, the application circuit can get an estimate of the energy harvested from the source to the storage element as well as the energy provided from the storage element to the LOAD output thanks to the Average Power Monitoring (APM) feature.

A shipping mode feature can be enabled through the SHIP_MODE pin, disabling the boost converter and the buck converter, to prevent the charge and discharge of the storage element during shipment.

The AEM1192x features a common pinout with the SPM10140 that allows for the design of a single PCB layout for an energy harvesting solution (ambient energy harvester and 5 V charger) or a rechargeable solution (5 V charger only).

Copyright © 2026 e-peas SA

2. Pin Configuration and Functions




Figure 2: Pinout diagram

Name	Pin	Function
Power pins		
SRC	6	Connection to the energy source harvester.
SWBOOST	5	Switching node of the boost converter.
STO	4	Connection to the storage element (rechargeable storage element).
SWBUCK	12	Switching node of the buck converter. If not used: - Disable buck converter through LOAD_CFG[1:0] pins or BUCKCFG.EN register field. - Leave the SWBUCK pin floating.
LOAD	13	Output voltage of the buck converter to supply an application circuit. If the LOAD output is not used: - Disable buck converter through LOAD_CFG[1:0] pins or BUCKCFG.EN register field. - If the I²C interface is used, connect the LOAD pin to STO or to any external voltage less than or equal to V_{STO}. - If the I²C interface is not used, leave the LOAD pin floating.
5V_IN	1	Input of the 5 V DC power supply. Leave floating if not used.
VINT	18	Connection for C_{INT} buffering capacitor. AEM1192x internal power supply (do not connect any external circuit on VINT).

Table 1: Pins description (part 1)

Copyright © 2026 e-peas SA

Name	Pin	Logic level		Function
		LOW	HIGH	
Configuration pins				
STO_CFG	14	GND	VINT	Used to configure the storage element protection thresholds (see Section 6.4). Read as HIGH if left floating.
LOAD_CFG[1]	16	GND	VINT	Used to configure the LOAD output regulation voltage (see Section 6.5). Read as HIGH if left floating.
LOAD_CFG[0]	15	GND	VINT	
TH_REF	19	Analog Pin		Reference voltage for thermal monitoring (see Section 5.5). Leave floating if not used.
TH_MON	17	Analog Pin		Connection for the mid-point of the thermal monitoring voltage divider (see Section 5.5). Connect to VINT if not used.
5V_MON	2	Analog Pin		5 V DC power supply monitoring pin. Connect to GND if the overvoltage protection circuit is not used.
Control pins				
5V_EN	3	GND	STO	Output pin used to enable the power path between the 5 V DC supply and the AEM1192x 5V_IN pin when the overvoltage protection circuit is used (see Section 5.7.2). Leave floating if the overvoltage protection circuit is not used.
SHIP_MODE	7	GND	STO	Used to configure the shipping mode. When HIGH: - Minimum consumption from the storage element. - Storage element charge is disabled (boost converter is disabled). - Buck (LOAD) is disabled. - VINT is only supplied from SRC if energy is available. Cannot be left floating, connect to GND if not used.
I²C pins				
SCL	10	GND	LOAD	Unidirectional serial clock for I²C communication. Connect a pull-up resistor to LOAD if used (see Section 6.1.2). Connect to GND if not used.
SDA	11	GND	LOAD	Bidirectional data line for I²C communication. Connect a pull-up resistor to LOAD if used (see Section 6.1.2). Connect to GND if not used.
IRQ	9	GND	LOAD	Logic output signal to indicate AEM1192x events to an external circuit GPIO. Leave floating if not used.
Status pin				
ST_STO	8	GND	STO	Logic output. - HIGH when in SUPPLY STATE or in SLEEP STATE (see Section 5.10). - LOW otherwise. Leave floating if not used.
Other pins				
GND	Exposed pad			Ground connection, must be strongly tied to the PCB ground plane.
NC	20			Not connected pin, leave floating or connect to GND.

Table 2: Pins description (part 2)

NOTE: The AEM1192x shares a common pinout and footprint with the SPM10140 with the exception of pins 5, 6, and 20, that are used in a version and NC for the other version (see pins description tables). To design a single PCB layout for both AEM1192x and SPM10140, ensure pins 5, 6, and 20 are routed appropriately to match both parts.

Copyright © 2026 e-peas SA

3. Specifications

3.1. Absolute Maximum Ratings

Parameter		Min	Max	Unit
Operating junction temperature T_J		-40	125	°C
Storage temperature T_{stg}		-55	150	°C
Input voltage	SRC, SWBOOST, STO, SWBUCK, 5V_IN, 5V_MON, LOAD, 5V_EN, SHIP_MODE, SCL, SDA, IRQ, ST_STO.	-0.30	5.50	V
	VINT, STO_CFG, LOAD_CFG[1:0], TH_REF, TH_MON.	-0.30	2.75	V

Table 3: Absolute maximum ratings

CAUTION: The voltages on SRC and LOAD pins must always remain lower or equal than the voltage on the STO pin.

3.2. ESD Ratings

Parameter		Value	Unit
Electrostatic discharge V_{ESD}	Human-Body Model (HBM)[1]	± 2000	V
	Charged-Device Model (CDM)[2]	± 1000	V

Table 4: ESD ratings

1. ESD Human-Body Model (HBM) value tested according to JEDEC standard JS-001-2024.
2. ESD Charged-Device Model (CDM) value tested according to JEDEC standard JS-002-2025.

ESD CAUTION	
	ESD (ELECTROSTATIC DISCHARGE) SENSITIVE DEVICE These devices have limited built-in ESD protection and damage may thus occur on devices subjected to high-energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality

3.3. Thermal Resistance

Package	Parameter	Value	Unit
QFN 20-pin 3 x 3 mm	Junction-to-Ambient (θJA)	50[1]	°C/W
	Junction-to-Case (θJC)	7	°C/W

Table 5: Thermal data

1. Typical value for the AEM1192x in QFN 20-pin 3 x 3 mm. The effective junction-to-ambient thermal resistance heavily depends on PCB design and application environment. Refer to Section 13.3 for detailed information.

Copyright © 2026 e-peas SA

3.4. Electrical Characteristics at 25 °C

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Power conversion						
$P_{SRC,CS}$	Minimum source power required for cold start.			2.4		µW
$V_{SRC,CS}$	Minimum source voltage required for cold start.			415		mV
V_{MPP}	Target regulation voltage on SRC when extracting power.	MPPT ratio mode	0.40		2.24	V
$V_{SRC,REG}$	Target source regulation voltage.	Constant voltage mode (I²C only)	0.40		2.24	V
V_{OC}	Open-circuit voltage of the source.		0.00[1]		V_{STO}[2]	V
V_{SRCLOW}	V_{SRC} threshold below which the AEM1192x switches to SLEEP STATE.			400		mV
$I_{SRC,MAX}$	Maximum current extracted from the SRC pin.	L_{BOOST} = 22 µH		18		mA
		L_{BOOST} = 10 µH		40		mA
		L_{BOOST} = 3.3 µH		120		mA
$R_{SRC,BLEED}$	Internal load connected between the SRC pin and GND (see Section 5.2.4			2		kΩ
V_{5V_IN}	Voltage on the 5V_IN pin to allow for charging the storage element.		max (3.70, V_{STO} + 0.15)[3]		5.50	V
$V_{5V_MON,OVP}$	5V_MON pin voltage above which the 5 V charger overvoltage protection (OVP) circuit is triggered.			1.00		V
$I_{5V,CC}$	Maximum charging current of the 5 V charger (5V_IN input).	In constant current (CC) mode when $V_{STO} \geq V_{OVDIS}$		180		mA
$I_{5V,OVDIS,CC}$	Charging current of the 5 V charger (5V_IN input) in overdischarge.	In constant current (CC) mode when $V_{STO} < V_{OVDIS}$		18		mA
$I_{5V,CV,MIN}$	Termination current of the 5 V charger (5V_IN input) in constant voltage (CV) mode.			18		mA
V_{LOAD}	Voltage on LOAD.	Buck converter output (LOAD) enabled.	2.20		3.30	V
		Buck converter output (LOAD) disabled.	1.50		V_{STO}[4]	V
$I_{LOAD,MAX}$	Maximum current from the LOAD pin.	L_{BUCK} = 10 µH		50		mA

Table 6: Electrical characteristics (part 1)

1. When the open-circuit voltage is below the source regulation voltage (MPPT or constant voltage), the AEM1192x does not extract power from the source. Voltages down to GND voltage does not damage the AEM1192x.
2. The voltage on the SRC pin must always remain lower than the voltage on the STO pin.
3. The 5 V charger is considered connected when the voltage on 5V_IN is greater than or equal to 3.70 V and at least 150 mV higher than the voltage on STO. It can be actively charging or not.
4. If the buck converter is disabled, the LOAD pin can be supplied by shorting LOAD to STO or to any external voltage less than or equal to V_{STO} to use the I²C interface. The voltage on the LOAD pin must always remain lower or equal to the voltage on the STO pin.

Copyright © 2026 e-peas SA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Timings						
$T_{MPPT,WAIT}$	Wait time before V_{OC} measurement begins during MPP evaluation in MPPT ratio mode (see Section 5.2.2).	GPIO configuration		465		ms
		I²C configuration	116		931	ms
$T_{MPPT,MEASURE}$	Duration of V_{OC} measurement during MPP evaluation.			1.36		ms
$T_{MPPT,PERIOD}$	Time between two MPP evaluations (see Section 5.2.2).	GPIO configuration		29.79		s
		I²C configuration	7.45		59.58	s
$T_{CRIT,ST}$	Delay triggered when V_{STO} drops below V_{OVDIS}. The AEM1192x sets ST_STO LOW if V_{STO} remains below V_{OVDIS} once $T_{CRIT,ST}$ elapses (see Section 5.10).			1.63		s
$T_{CRIT,OVDIS}$	Delay triggered when V_{STO} drops below V_{OVDIS}. The AEM1192x switches to OVDIS STATE once $T_{CRIT,OVDIS}$ elapses (see Section 5.10).			2.27		s
$T_{CRIT,LOAD}$	Delay triggered when V_{STO} drops below $V_{OVDIS,BUCK}$ or when the temperature goes outside the discharge temperature range. The AEM1192x sets IRQFLG0.LOADSHTDWN register field HIGH if V_{STO} remains below $V_{OVDIS,BUCK}$ or if the temperature remains outside of the range once $T_{CRIT,LOAD}$ elapses (see Section 5.3).			1.63		s
$T_{LOAD,DIS}$	Delay triggered when V_{STO} drops below $V_{OVDIS,BUCK}$ or when the temperature goes outside the discharge temperature range. The AEM1192x disables its LOAD output once $T_{LOAD,DIS}$ elapses (see Section 5.3).			2.27		s
$T_{GPIO,MON}$	GPIO monitoring rate.			1.86		s
$T_{STO,MON}$	Storage element voltage monitoring rate.	When the buck converter is disabled and the 5 V charger is not charging.		116		ms
		When the buck converter is enabled or the 5 V charger is charging.		15		ms
$T_{5V,MON}$	External 5 V charger voltage monitoring rate when the charger is not charging (see Section 5.7.2).			0.47		s
$T_{TEMP,MON}$	Temperature monitoring rate.			7.45		s
$T_{APM,WINDOW}$	Average Power Monitoring (APM) time window (AEM11921 only, see Section 5.6).			0.93		s
$T_{SHIP,IGNORE}$	Delay during which the AEM1192x ignores the SHIP_MODE pin state (see Section 5.9).			7.45		s

Table 7: Electrical characteristics (part 2)

Copyright © 2026 e-peas SA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Storage element						
V_{STO}	Voltage on the storage element.	Coldstarting with 5 V on 5V_IN pin without OVP circuit.	1.80		4.60	V
		Coldstarting from the SRC pin or from the STO pin (with the OVP circuit or due to SHIP_MODE toggling).	2.00		4.60	V
V_{OVDIS}	Voltage below which the storage element is considered to be fully depleted, and must not be discharged any further (see Section 5.4).	Configured by STO_CFG.	2.50		3.00	V
		Configured by I²C.[1]	2.30		3.50	V
V_{CHRDY}	In START STATE, voltage required on the storage element to switch to SUPPLY STATE when the 5 V charger is not charging (see Section 5.4).	Configured by STO_CFG.	2.60		3.20	V
		Configured by I²C.[1]	2.40		3.60	V
V_{OVCH}	Maximum voltage accepted on the storage element before disabling its charging (see Section 5.4).	Configured by STO_CFG.	3.80		4.15	V
		Configured by I²C.[1]	2.70		4.60	V
$V_{OVDIS,BUCK}$	Minimum voltage accepted on the storage element before: - Starting to supply the LOAD if the 5 V charger is charging, - Stopping to supply the LOAD when the storage element voltage is too low. (See Section 5.4).			max(V_{OVDIS}, V_{LOAD})		V
$V_{CHRDY,BUCK}$	Minimum voltage accepted on the storage element before starting to supply the LOAD if the 5 V charger is not charging (see Section 5.4).	Configured by STO_CFG depending on V_{LOAD}.	2.60		3.50	V
		Configured by I²C.[2]	max (2.40, V_{LOAD})		3.60	V
V_{HYST}	Storage element overcharge hysteresis voltage (see Section 5.4).	Configured by STO_CFG.	0		37.5	mV
		Configured by I²C.	0		112.5	mV
$V_{OVCH,LOW}$	Voltage on STO below which the AEM1192x resumes charging the storage element (see Section 5.4).			V_{OVCH} - V_{HYST}		V

Table 8: Electrical characteristics (part 3)

1. Ensure that $V_{OVDIS} < V_{CHRDY} < V_{OVCH}$ with sufficient margin to prevent unintended state changes due to small voltage variation on the storage element.

2. If $V_{CHRDY,BUCK}$ is configured by I²C below $V_{OVDIS,BUCK}$, it will be automatically set equal to $V_{OVDIS,BUCK}$. Nevertheless, a minimum margin of 100 mV must always be maintained between $V_{OVDIS,BUCK}$ and $V_{CHRDY,BUCK}$ to prevent toggling of the buck converter enable state. Furthermore, $V_{CHRDY,BUCK}$ must never be configured below V_{LOAD}.

Copyright © 2026 e-peas SA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ADC characteristics						
$V_{ADC,STEP}$	Voltage step size for one ADC step of the temperature monitoring (see Section 6.6.2).			3.90		mV
Internal supply & quiescent current						
V_{INT}	Internal voltage supply.			2.25		V
$V_{INT,RESET}$	Minimum voltage on VINT before switching to RESET STATE (from any other state).			2.00		V
$V_{INT,CS}$	Minimum voltage on VINT to allow the AEM1192x to switch from RESET STATE to SENSE STO STATE.			2.30		V
$I_{Q,SUPPLY}$	AEM1192x internal quiescent current on STO in SUPPLY STATE[1].	Buck enabled (LOAD).		760		nA
		Buck disabled (LOAD).		390		nA
$I_{Q,SLEEP}$	AEM1192x internal quiescent current on STO in SLEEP STATE.	Buck enabled (LOAD).		625	1400	nA
		Buck disabled (LOAD).		370		nA
$I_{Q,SHIP}$	AEM1192x internal quiescent current on STO in shipping mode (SHIP_MODE set HIGH).			25	150	nA
$I_{Q,RESET}$	AEM1192x internal quiescent current on STO in RESET STATE.			25	50	nA

Table 9: Electrical characteristics (part 4)

1. The boost converter is enabled but not extracting current from SRC. The LOAD pin is left floating.

Copyright © 2026 e-peas SA

3.5. Recommended Operating Conditions

Symbol	Parameter		Min[1]	Typ	Max[1]	Unit
External components						
L_{BOOST}	Boost converter inductor (mandatory).		3.3	22[2]	33	µH
C_{SRC}	SRC terminal decoupling capacitor (mandatory).			10		µF
L_{BUCK}	Buck converter inductor (optional[3]).		10	10		µH
C_{LOAD}	Buck converter decoupling capacitor (optional[3]).		10	22		µF
C_{INT}	VINT terminal decoupling capacitor (mandatory).		5	10		µF
C_{STO}	STO terminal decoupling capacitor (mandatory).		5	47		µF
C_{5VIN}	5V_IN terminal decoupling capacitor (optional[4]).		22	47		µF
R_{5VIN}	5 V charger RC filter resistor (optional[4]).			1		Ω
Q_1	5 V charger overvoltage protection (OVP) circuit PMOS (optional[5]).	$V_{GS(TH)}$			3.25	V
		$R_{DS(ON)}$			200	mΩ
		C_{iss}			1	nF
Q_2	5 V charger OVP circuit NMOS (optional[5]).	$V_{GS(TH)}$			1.50	V
		C_{iss}			200	pF
R_{5VPU}	5 V charger OVP circuit pull-up resistor (optional[5]).			1		kΩ
R_{5VDIV1}	5 V charger OVP circuit voltage divider resistor 1 (optional[5]).			44.2		kΩ
R_{5VDIV2}	5 V charger OVP circuit voltage divider resistor 2 (optional[5]).			10		kΩ
R_{SDA} / R_{SCL}	I²C interface pull-up resistors (optional[6]).			1		kΩ
R_{TH}	NTC thermistor used for thermal monitoring operation (optional[7]).	R0		10[8]	250	kΩ
		Beta		3380[8]		K
R_{DIV}	Resistor used to create a voltage divider with R_{TH} for thermal monitoring operation (optional[7]).		4	22[8]	40	kΩ
Operating temperatures						
T_A	Operating ambient temperature.		-40		85[9]	°C
T_J	Operating junction temperature.		-40		110	°C

Table 10: Recommended operating conditions

1. All minimum and maximum values are effective components values, taking into account tolerances, derating, temperatures, voltages and any operating conditions (special care must be taken with capacitor derating).
2. L_{BOOST} typical value recommended for optimized boost efficiency. A lower inductance value allows for higher source current at the expense of efficiency.
3. Required only if buck converter is used.
4. Required only if the 5 V charger is used, using C_{5VIN} and R_{5VIN} is recommended when not using the optional 5 V charger OVP circuit but mandatory when using the OVP circuit.
5. Required only is the 5 V charger OVP circuit is used.
6. Required only if the I²C interface is used. For more information on how to select the value of these resistors, refer to "Pull-up resistor sizing" section in NXP's UM10204 "I²C-bus specification and user manual".
7. Required only if the temperature monitoring feature is used.
8. Those values allow for having the default temperature thresholds at startup shown in Table 15.
9. Maximum operating ambient temperature with the typical junction-to-ambient thermal resistance (Table 5). It is recommended to estimate TA maximum value based on the effective junction-to-ambient value (see Section 13.3).

Copyright © 2026 e-peas SA

3.5.1. External Inductors Information

The AEM1192x operates with two external miniature inductors. All inductors must support a minimum switching frequency of 10 MHz. Using inductors with low equivalent series resistance (ESR) improves the power-conversion efficiency of both the boost and buck converters.

L_{BOOST}

With the recommended operating conditions (22 µH inductor), the boost inductor L_{BOOST} must support a minimum peak current of 80 mA.

L_{BUCK}

With the recommended operating conditions (10 µH inductor), the buck inductor L_{BUCK} must support a minimum peak current of 135 mA.

3.5.2. External Capacitors Information

The AEM1192x operates with four external miniature capacitors to ensure stable operation of the boost converter input, buck converter output, storage element output, and internal supply. Each capacitor serves as a local energy buffer that limits voltage fluctuations caused by switching activity or dynamic load transition.

To maintain optimal performances and minimized quiescent current, all capacitors must exhibit a low leakage current and follow the recommended nominal values listed in Table 10, with a tolerance of ± 20 %.

Copyright © 2026 e-peas SA

3.6. Typical Characteristics

3.6.1. Boost Converter Conversion Efficiency

Figure 3 shows the AEM1192x boost efficiency with L_{BOOST} = 22 µH (Coilcraft LPS4018-223MR).




Figure 3: SRC to STO efficiency vs. V_{SRC}

NOTE: The boost efficiency graphs presented in this section include the loss of efficiency due to the AEM1192x quiescent current.

NOTE: The boost efficiency graphs have been measured with the external components recommended in Section 12.

Copyright © 2026 e-peas SA

3.6.2. Buck Converter Conversion Efficiency

Figure 4 shows the AEM1192x buck efficiency with L_{BUCK} = 10 µH (TDK VLS252012CX-100M-1).




Figure 4: STO to LOAD efficiency vs I_{LOAD}

NOTE: The buck efficiency graphs presented in the figure above do not include the loss of efficiency due to the AEM1192x quiescent current, as it has already been included in the boost efficiency data shown in Section 3.6.1.

NOTE: The buck efficiency graphs have been measured with the external components recommended in Section 12.

Copyright © 2026 e-peas SA

4. Functional Block Diagram




Figure 5: Functional block diagram

Copyright © 2026 e-peas SA

5. Theory of Operation

5.1. Cold-Start Circuits

The AEM1192x is able to coldstart from the source (SRC), from the 5 V power supply input 5V_IN (without overvoltage protection circuit) or directly from the storage element energy (triggered either by the 5 V supply detection or the SHIP_MODE pin high-to-low transition). See Table 6 for cold-start conditions). The cold-start circuit provides energy to the AEM1192x internal supply (VINT) when the device is in RESET STATE, SENSE STO STATE or OVDIS STATE.

The typical AEM1192x minimum cold-start voltage $V_{SRC,CS}$ and minimum cold-start power $P_{SRC,CS}$ given in Table 6 have been measured for coldstarting from the source (SRC), starting with all AEM1192x nodes discharged, except V_{STO} that is charged above V_{CHRDY}. The cold start is considered to be finished when LOAD is supplied (buck is enabled), meaning that the AEM1192x has switched to SUPPLY STATE.

The time necessary for the AEM1192x to perform a cold start depends on multiple parameters such as:

- I_{SRC}: the higher the source current, the faster the cold start.
- C_{INT}: the higher the capacitance on VINT, the slower the cold start.

Typical cold-start time may vary between a few minutes for very low I_{SRC} to a few tens of milliseconds for high I_{SRC}.

5.2. Boost Converter




Figure 6: Simplified schematic view of the boost converter

5.2.1. Operation Principle

The boost (step-up) converter raises the voltage available at the SRC to a level suitable for charging the storage element, in the range of 1.80 V to 4.60 V, according to the system configuration. The switching transistors of the boost converter are M1 and M2. The reactive power component of this converter is the external inductor L_{BOOST}.

The source target regulation voltage can be determined by:

- The MPPT module (ratio of open-circuit voltage) by default when using GPIO configuration or when using I²C configuration and setting SRCREGU.MODE register field HIGH (see Section 5.2.2).
- The constant voltage regulation setting when using I²C configuration and setting SRCREGU.MODE register field LOW (see Section 5.2.3).

SRC is decoupled by the capacitor C_{SRC}, which smooths the voltage against the current pulses induced by the boost converter.

Copyright © 2026 e-peas SA

The storage element is connected to the STO pin. This node is linked to the output of the boost converter.

While using an energy source is mandatory, using the boost converter is not: the user might use the AEM1192x 5 V charger as only energy source. The following connections must be done if the boost converter is not used:

- SRC to GND.
- Leave SWBOOST floating.

5.2.2. Maximum Power Point Tracking

By default, the AEM1192x regulates its SRC voltage to a ratio of the source open-circuit voltage (MPPT ratio mode). This mode is used by default when the configuration is done by GPIO or when the configuration is done by I²C and SRCREGU.MODE register field is set HIGH (see Sections 6.2 and 9.2).

The MPPT module is active during START STATE, OVDIS STATE and SUPPLY STATE.

In MPPT ratio mode, the AEM1192x MPPT relies on the fact that, for several models of harvesters (typ. solar cells), the ratio between the maximum power point voltage (V_{MPP}) and the open-circuit voltage (V_{OC}) is constant for a wide range of harvesting conditions. For a solar cell, this means that V_{MPP} / V_{OC} is constant for any lighting conditions, even though both voltages increase when luminosity increases. Please note that this is valid for a large variety of harvesters, not only solar cells.

The Maximum Power Point tracking (MPPT) ratio V_{MPP} / V_{OC} differs from one harvester model to another. The user must set the MPPT ratio (R_{MPPT}) to match the specifications of the harvester model used to maximize power extraction. This ratio is configurable only through the I²C register field SRCREGU.CFG0 (see Section 9.2).

The MPPT module evaluates periodically with the following sequence the open-circuit voltage (V_{OC}) to ensure optimal power extraction at any time.

- The AEM1192x stops extracting power from the SRC during $T_{MPPT,WAIT}$ to allow the SRC voltage to rise to V_{OC}.
- Once this delay elapses, the AEM1192x performs the measurement of V_{OC} during $T_{MPPT,MEASURE}$.
- After the measurement, the AEM1192x resumes extracting power by regulating the SRC voltage to the newly determined V_{MPP}.
- This MPPT evaluation is repeated every $T_{MPPT,PERIOD}$.

$T_{MPPT,WAIT}$ and $T_{MPPT,PERIOD}$ are configurable only through the SRCREGU.CFG1 and SRCREGU.CFG2 I²C register fields respectively (see Section 9.2) while $T_{MPPT,MEASURE}$ is constant for any configuration (see Table 7).

The total time during which the AEM1192x does not extract power corresponds to the sum of $T_{MPPT,WAIT}$ and $T_{MPPT,MEASURE}$.

When using the MPPT ratio mode, if the configured ratio and V_{OC} result in a V_{MPP} higher than the maximum V_{MPP} given in Table 6, V_{MPP} will be clamped to its maximum value.

Copyright © 2026 e-peas SA

5.2.3. Source Constant Voltage Regulation

The AEM1192x is able to regulate its SRC voltage to match a constant target voltage. Switching to this mode is done by setting SRCREGU.MODE I²C register field bit to LOW (see Sections 6.3 and 9.2).

When using the constant voltage mode, during START STATE, OVDIS STATE and SUPPLY STATE, the voltage on SRC is regulated to a fixed voltage configured through the SRCREGU registers (see Section 9.2).

In constant voltage regulation mode, the AEM1192x behaves as follows:

- If the open-circuit voltage V_{OC} of the harvester is lower than $V_{SRC,REG}$, the AEM1192x does not extract power from the source.
- If V_{OC} is higher than $V_{SRC,REG}$, the AEM1192x regulates V_{SRC} to $V_{SRC,REG}$ and thus, extracts power from the source.

5.2.4. Source Bleed

For some harvester types, being exposed to energy (e.g., photovoltaic (PV) cells being exposed to light) while not connected to a load can result in internal stress and degradation. In this case, the AEM1192x source bleed feature can be used.

The source bleed feature is disabled by default and can be enabled through the BSTCFG.SRCBLEEDEN register field (see Section 9.4) for the AEM1192x to connect an internal load ($R_{SRC,BLEED}$) on the SRC pin and drain a current from the harvester in any of the following conditions:

- The boost converter is disabled through I²C.
- The AEM1192x is in SLEEP STATE (due to temperature out of charging range, $V_{MPP} < V_{SRCLOW}$, or $V_{STO} \geq V_{OVCH}$). See Section 5.10.6.
- The 5 V charger is charging.

5.3. Buck Converter




Figure 7: Simplified schematic view of the buck converter

The buck (step-down) converter transfers energy from the storage element connected to STO to the regulated LOAD output. The switching transistors of the buck converter are M3 and M4. The reactive power component of this converter is the external inductor L_{BUCK}. LOAD is decoupled by the capacitor C_{LOAD}, which smooths the voltage against the current pulses from the buck converter and the consumption of the external circuit connected to LOAD.

Setting the LOAD regulation voltage V_{LOAD} or disabling the buck converter is done through the LOAD_CFG[1:0] pins (see Section 6.5) or the I²C register BUCKCFG (see Section 9.5).

Copyright © 2026 e-peas SA

Using the buck converter is not mandatory. If not used, the user must do the following:

- Connect all LOAD_CFG[1:0] to GND (LOW) to disable the buck converter.
- Leave SWBUCK floating.
- If not using the I²C interface, leave LOAD floating.
- If using the I²C interface, short the LOAD pin to STO, or to any external supply with a voltage less than or equal to V_{STO}, to continue supplying the I²C bus even if the buck converter is disabled.

5.3.1. Normal Mode

After cold start, if the buck converter is enabled and if the temperature is within the discharge temperature range, the buck converter starts:

- When V_{STO} is higher than $V_{CHRDY,BUCK}$ if the 5 V charger is not charging the storage element.
- When V_{STO} is higher than $V_{OVDIS,BUCK}$ if the 5 V charger is charging the storage element or if exiting the shipping mode.

When V_{STO} drops below $V_{OVDIS,BUCK}$, the AEM1192x waits for $T_{CRIT,LOAD}$ to set IRQFLG0.LOADSHTDWN register field HIGH and to schedule to disable the buck converter. The LOAD output remains enabled until the end of $T_{LOAD,DIS}$.

When the temperature gets out of the storage element discharge temperature range (TEMPCOLDDIS and TEMPHOTDIS), the AEM1192x rises the IRQFLG0.TEMPDIS and waits for $T_{CRIT,LOAD}$. If the temperature is still out of range after $T_{CRIT,LOAD}$, the AEM1192x schedules to disable the buck converter. The LOAD output remains enabled until the end of $T_{LOAD,DIS}$.

When the difference between V_{STO} and V_{LOAD} is too small for the buck converter to keep working properly, it switches to “bang-bang” controlled converter mode:

- When V_{LOAD} is too low, the switch M5 connects STO directly to LOAD, making V_{LOAD} rise.
- When V_{LOAD} is too high, M5 disconnects STO and LOAD so that V_{LOAD} decreases.

This happens when the following condition is satisfied:

$$V_{STO} - V_{LOAD} < 0.25\ V$$

In that case, efficiency is lower than in buck mode.

5.3.2. Bypass Mode

To maintain the buck converter output (LOAD) enabled when V_{STO} drops below $V_{OVDIS,BUCK}$, the buck converter bypass mode can be used. In this mode, the buck converter behavior is the same as in the normal mode except when the storage element voltage drops below $V_{OVDIS,BUCK}$ for more than $T_{CRIT,LOAD}$.

At this moment, instead of disabling the buck converter output after $T_{LOAD,DIS}$, the LOAD pin is internally shorted to the STO pin. The AEM1192x continues to supply the LOAD output with $V_{LOAD} = V_{STO}$ until one of the following:

- The storage element voltage recovers above $V_{CHRDY,BUCK}$. In this case, the AEM1192x buck convert switches back to normal mode.
- The storage element voltage drops below V_{OVDIS}. In this case, the AEM1192x waits for $T_{CRIT,LOAD}$ to set IRQFLG0.LOADSHTDWN register field HIGH and to schedule to disable the buck converter. The LOAD output remains enabled until the end of $T_{LOAD,DIS}$.

The buck converter bypass mode is disabled by default. It can be enabled through the BUCKCFG.BYPASSEN I²C register field (see Section 9.5).

Copyright © 2026 e-peas SA

5.4. Storage Element Protections

To support various storage element types, prevent storage element degradation and ensure physical safety, the AEM1192x allows the configuration of several protection thresholds.

The storage element voltage thresholds allow to protect the storage element against over charging or discharging:

- Overdischarge threshold (V_{OVDIS}): required voltage to switch from START STATE to SUPPLY STATE when the 5 V charger is charging or if the shipping mode is exited. V_{OVDIS} threshold is also the voltage below which the storage element is considered to be fully depleted, and must not be discharged any further.
- Overdischarge buck threshold ($V_{OVDIS,BUCK}$): required voltage on the storage element to enable the buck converter output (LOAD) if the 5 V charger is charging or if the shipping mode is exited. $V_{OVDIS,BUCK}$ threshold is also the voltage below which the buck converter output (LOAD) is disabled to stop discharging the storage element.
- Charge-ready threshold (V_{CHRDY}): required voltage on the storage element to switch from START STATE to SUPPLY STATE when the 5 V charger is not charging and if the AEM1192x has not just exited shipping mode.
- Charge-ready buck threshold ($V_{CHRDY,BUCK}$): required voltage on the storage element to enable the buck converter output (LOAD) if the 5 V charger is not charging and if the AEM1192x has not just exited shipping mode.
- Overcharge threshold (V_{OVCH}): maximum voltage accepted on the storage element before disabling its charging.
- Overcharge low threshold ($V_{OVCH,LOW}$): Once the V_{OVCH} threshold is detected, the AEM1192x wait for the storage element to drop to $V_{OVCH,LOW}$ before resuming the storage element charge. $V_{OVCH,LOW}$ can be modified by configuring V_{HYST}:

$$V_{OVCH,LOW} = V_{OVCH} - V_{HYST}$$

The storage element temperature thresholds allow to protect the storage element in hot and cold environments thanks to the thermal monitoring feature (see Section 5.5):

- Minimum charging temperature (TEMPCOLDCH): temperature below which the storage element charge is disabled.
- Maximum charging temperature (TEMPHOTCH): temperature above which the storage element charge is disabled.
- Minimum discharging temperature (TEMPCOLDDIS): temperature below which the buck converter output (LOAD) is disabled to stop discharging the storage element.
- Maximum discharging temperature (TEMPHOTDIS): temperature above which the buck converter output (LOAD) is disabled to stop discharging the storage element.
- Temperature monitoring hysteresis (TEMPPROTECT.HYST): configurable hysteresis for the thermal protection thresholds.

See Section 6.4 for further information about the storage element thresholds configuration.

Copyright © 2026 e-peas SA

5.5. Thermal Monitoring

The AEM1192x thermal monitoring allows for monitoring the ambient temperature and comparing it with the configured charge and discharge protection thresholds to protect the storage element from cold and hot temperatures.

To use the thermal monitoring feature, a resistor (R_{DIV}) and a NTC thermistor (R_{TH}) are required in order to form a voltage divider (see Section 6.6). The TH_REF pin allows for applying a reference voltage to the voltage divider while TH_MON is the measuring point. The temperature evaluation is done periodically every $T_{TEMP,MON}$ (see Table 7). To spare power, the divider is biased only during this evaluation.

Based on the temperature monitoring, the AEM1192x is able to protect the storage element with the configured temperature thresholds (see Section 5.4 and Section 6.6).

The thermal monitoring is optional. If not used, connect TH_MON to VINT and leave TH_REF floating.

5.6. Average Power Monitoring

The AEM11921 Average Power Monitoring (APM) feature is used to measure the energy transferred to and from the storage element.

The AEM11921 implements two different APM modules:

- APMSRC: power transferred to STO from SRC (boost converter).
- APMLOAD: power transferred from STO to LOAD (buck converter).

Please note that all APM measures are related to STO (energy provided to/from the storage) as shown on Figure 8.




Figure 8: Average Power Monitoring in the power chain

The SRC and LOAD APM modules work based on the same principle, so the following are defined:

- APM_IN as the input node measured by the APM module.
- APM_OUT as the output node measured by the APM module.

Both APM modules are able to determine the transferred energy by counting the number of current pulses transferred from APM_IN to APM_OUT by the DCDC converter over a fixed time window $T_{APM,WINDOW}$ (see Table 7), and thus, evaluates the corresponding energy.

Refer to Section 9.14 for further details about how to convert registers value to Joules.

5.6.1. APM IRQ

If the IRQEN1.APMDONE field has been set to 1 (see Section 9.11.2), a rising edge on the IRQ pin along with the IRQFLG1.APMDONE field indicates the end of an APM window and thus, that new APM values are available and ready to be read in the APM data register (see Section 9.14).

Please note that both APM modules operate synchronously with the same $T_{APM,WINDOW}$.

When the IRQ pin rises due to the IRQFLG1.APMDONE, new APM data is available for the enabled APM modules. The APM data registers should be read before the end of the next APM window, after which the APM data will be overwritten.

Copyright © 2026 e-peas SA

5.7. 5 V Charger

The AEM1192x is equipped with a 5 V charger (5V_IN) that can be used for fast charging the storage element (STO) when the following conditions are met:

- V_{5V_IN} ≥ 3.70 V.
- V_{5V_IN} ≥ V_{STO} + 150 mV.
- The temperature is within the configured operating range for charging.
- The AEM1192x is either in START STATE, SUPPLY STATE, or OVDIS STATE.

When the 5 V charger is connected, the boost converter is automatically disabled.

The 5 V charger operates in CC/CV mode (see Section 5.7.1) and can be protected with an optional overvoltage external protection circuit (see Section 5.7.2).

Using the 5 V charger is not mandatory. When not used, leave 5V_IN pin floating.

5.7.1. CC/CV Mode

The AEM1192x 5 V charger uses a CC/CV method to charge the storage element. As represented in Figure 9, the charging current depends on the storage element voltage:

- (1) Constant current (CC) mode in overdischarge: the AEM1192x charges the storage element with a constant current equal to $I_{5V,OVDIS,CC}$ as long as V_{STO} is below V_{OVDIS}.
- (2) Constant current (CC) mode: the AEM1192x charges the storage element with a constant current equal to $I_{5V,CC}$ when V_{STO} is neither overdischarged nor overcharged.
- (3) Constant voltage (CV) mode: the AEM1192x maintains the storage element voltage to V_{OVCH} by gradually reducing the charging current until it drops to $I_{5V,CV,MIN}$.
- (4) End of charge: the AEM1192x stops charging the storage element as the charging current reached the termination current $I_{5V,CV,MIN}$. The storage element charge is resumed when V_{STO} drops below $V_{OVCH,LOW}$.

See Table 6 for $I_{5V,OVDIS,CC}$, $I_{5V,CC}$, and $I_{5V,CV,MIN}$ values.




Figure 9: Charging phases of the 5 V charger

Copyright © 2026 e-peas SA

5.7.2. Overvoltage Protection (OVP) Circuit

To protect the AEM1192x from voltages higher than 5.50 V on the 5V_IN pin, an external overvoltage protection (OVP) circuit can be used.

To use this protection circuit, some additional components are required (see Figure 10):

- R_{5VIN} and C_{5VIN} are used as a RC filter.
- R_{5VDIV1} and R_{5VDIV2} are used as a voltage divider to monitor the 5 V external supply voltage.
- Q_1, Q_2, and R_{5VPU} are used to enable or disable the path between the 5 V external supply and the AEM1192x 5V_IN pin.




Figure 10: 5 V charger overvoltage (OVP) external circuit

When using the 5 V charger OVP circuit, the AEM1192x monitors the external 5 V supply voltage through a voltage divider every $T_{5V,MON}$. When V_{5V_MON} is measured below $V_{5V_MON,OVP}$ (see Table 6), the AEM1192x sets 5V_EN pin HIGH to enable the path between the 5 V power supply and the AEM1192x 5V_IN pin. From this point, the 5 V supply voltage is monitored continuously through 5V_MON pin. If V_{5V_MON} rises above $V_{5V_MON,OVP}$, the AEM1192x instantly sets 5V_EN pin LOW to stop charging through the 5 V charger and protect itself from overvoltage on 5V_IN.

The overvoltage protection circuit disconnects the 5V_IN pin from the 5 V power supply when the following condition is true:

$$\text{5 V power supply voltage} > V_{5V_MON,OVP} \times \frac{R_{5VDIV1} + R_{5VDIV2}}{R_{5VDIV2}}$$

With the recommended R_{5VDIV1} and R_{5VDIV2} values (see Table 10), this mechanism triggers the overvoltage protection when V_{5V_IN} rises above 5.42 V.

When the external OVP circuit components are connected, the AEM1192x is no longer able to coldstart from the 5 V supply input. However, if detecting a suitable 5 V power supply on 5V_IN through 5V_MON pin, the AEM1192x will coldstart from the energy on STO (if $V_{STO} \geq 2.00$ V), allowing to exit RESET STATE and then using 5V_EN to enable the charge from the 5 V power supply as explained above.

If the overvoltage protection is not needed, 5V_IN can be directly connected to the 5 V supply (keeping R_{5VIN} and C_{5VIN} is recommended), 5V_EN shall be left floating, and 5V_MON connected to GND.

5.8. IRQ Pin

The IRQ pin allows the application circuit to be notified of various events occurring in the AEM1192x (rising edge on the IRQ pin). At startup, the only event that is enabled is I2CRDY, signaling that the AEM1192x has finished to coldstart and thus, is out from RESET STATE. Other events can be enabled by writing the IRQEN0 and IRQEN1 registers (see Section 9.11).

When the IRQ pin shows a rising edge, the event that triggered it can be determined by reading the IRQFLG0 and IRQFLG1 registers (see Section 9.12). The IRQ pin is reset when the corresponding IRQFLGx register is read.

Copyright © 2026 e-peas SA

5.9. Shipping Mode

The shipping mode feature allows to force the AEM1192x in RESET STATE (see Figure 11 and Section 5.10.1), thus, disabling all AEM1192x functionalities including the boost converter, the buck converter, and the I²C interface. Only VINT is charged if energy is available from SRC. The storage element is no longer charging or discharging.

The SHIP_MODE pin is monitored continuously and cannot be left floating.

The AEM1192x exits shipping mode if:

- the 5 V charger is plugged in while SHIP_MODE pin is HIGH (shipping mode enabled) and as long as the 5 V charger remains connected,
- the SHIP_MODE pin is toggled from HIGH to LOW. In this case, the AEM1192x coldstarts from the energy on STO and waits for the storage element voltage to rise up to $V_{OVDIS,BUCK}$ (or V_{OVDIS} if the buck converter is disabled), then, the AEM1192x ignores SHIP_MODE state during $T_{SHIP,IGNORE}$ (see Table 7) and goes directly into SUPPLY STATE, leaving the time for the application to startup and to force SHIP_MODE pin LOW. After $T_{SHIP,IGNORE}$, if the SHIP_MODE pin is HIGH, the AEM1192x goes back to shipping mode.

See Section 6.7 for shipping mode configuration.

Copyright © 2026 e-peas SA

5.10. State Machine Description




Figure 11: State machine

5.10.1. RESET STATE

The AEM1192x enters RESET STATE if one of the following is true:

- V_{INT} is below $V_{INT,RESET}$ (see Table 9).
- Shipping mode is enabled (SHIP_MODE is HIGH).

In RESET STATE, the AEM1192x behaves as follows:

- The boost converter and the buck converter are disabled.
- The AEM1192x internal supply (VINT) energy is provided by SRC or 5V_IN.
- Only $I_{Q,RESET}$ is drawn from the storage element connected to STO.
- ST_STO is LOW.

The AEM1192x stays in RESET STATE until the cold-start requirements (see Section 5.1) are available long enough to make V_{INT} reach $V_{INT,CS}$ (see Table 6 and Table 9). Then:

- If shipping mode is disabled (SHIP_MODE is LOW), the AEM1192x reads the value on all configuration pins and switches to SENSE STO STATE.
- If shipping mode is enabled (SHIP_MODE is HIGH), the AEM1192x stays in RESET STATE until shipping mode is disabled by setting SHIP_MODE LOW.

Please note that, from any state, the AEM1192x will switch to RESET STATE if V_{INT} drops below $V_{INT,RESET}$.

Copyright © 2026 e-peas SA

5.10.2. SENSE STO STATE

In SENSE STO STATE, the AEM1192x behaves as follows:

- A first measure of V_{STO} is performed by the AEM1192x.
- None of the DCDC converters are running.
- ST_STO is LOW.

The SENSE STO STATE lasts for about 2 ms.

From SENSE STO STATE, the AEM1192x switches to:

- START STATE if $V_{STO} \geq V_{OVDIS}$.
- OVDIS STATE if $V_{STO} < V_{OVDIS}$.

From this point, the I²C interface is available (see Section 6.1.2).

5.10.3. START STATE

When in SENSE STO STATE, the AEM1192x switches to START STATE if V_{STO} is equal or higher than V_{OVDIS}.

In START STATE, the AEM1192x behaves as follows:

- The storage element connected to STO is charged until V_{STO} reaches V_{CHRDY} (if the temperature is in the charging temperature range).
- VINT internal supply energy is provided by the storage element regardless of the power available on SRC and 5V_IN.
- The buck converter (LOAD) is disabled.
- ST_STO is LOW.

From START STATE, the AEM1192x switches to:

- SUPPLY STATE if one of the following is true:
  - $V_{STO} \geq V_{CHRDY}$.
  - the 5 V charger is charging.
  - the AEM1192x has previously entered START STATE due to exiting the shipping mode (see Section 5.9).
- OVDIS STATE if $V_{STO} < V_{OVDIS}$.

Copyright © 2026 e-peas SA

5.10.4. SUPPLY STATE

When in START STATE, the AEM1192x switches to SUPPLY STATE if V_{STO} is equal or higher than V_{CHRDY}, if the 5 V charger is charging, or if the AEM1192x entered START STATE due to exiting the shipping mode.

In SUPPLY STATE, the AEM1192x behaves the same as when in START STATE, with the following differences:

- The LOAD is supplied by the buck converter if all of the following conditions are true:
  - The buck converter has been enabled by the user (see Section 6.5).
  - V_{STO} is above $V_{OVDIS,BUCK}$ (if the 5 V charger is charging) or above $V_{CHRDY,BUCK}$ (if the 5 V charger is not charging).
  - V_{STO} is above $V_{OVDIS,BUCK}$ and the AEM1192x has previously entered START STATE due to exiting the shipping mode.
  - The temperature is within the configured storage element discharge temperature range (TEMPCOLDDIS and TEMPHOTDIS, see Section 9.9).
- ST_STO is HIGH.

From SUPPLY STATE, the AEM1192x:

- Switches to SLEEP STATE if one of the following conditions is met:
  - $V_{STO} \geq V_{OVCH}$.
  - SLEEP CONDITION (see Section 5.10.6).
- Sets ST_STO LOW and schedules to switch to OVDIS STATE if $V_{STO} < V_{OVDIS}$ for $T_{CRIT,ST}$. The AEM1192x then waits for the end of $T_{CRIT,OVDIS}$ to actually switch to OVDIS STATE. If V_{STO} recovers above V_{OVDIS} after $T_{CRIT,ST}$ but before the end of $T_{CRIT,OVDIS}$, the AEM1192x will still enter OVDIS STATE at the end of $T_{CRIT,OVDIS}$.

5.10.5. OVDIS STATE

The AEM1192x switches to OVDIS STATE if:

- V_{STO} is below V_{OVDIS} when in SENSE STO STATE or START STATE.
- V_{STO} remains below V_{OVDIS} for more than $T_{CRIT,ST}$ when in SUPPLY STATE (waiting for the end of $T_{CRIT,OVDIS}$ to actually switch).

In OVDIS STATE, the AEM1192x behaves as follows:

- The storage element connected to STO is charged by the boost converter or by the 5 V charger, until either V_{STO} rises above V_{OVDIS} or V_{INT} drops below $V_{INT,RESET}$ (if the temperature is in the charging temperature range).
- VINT internal supply energy is provided by SRC or 5V_IN.
- The buck converter (LOAD) is disabled.
- ST_STO is LOW.

From OVDIS STATE, the AEM1192x switches to:

- START STATE if V_{STO} rises above V_{OVDIS}.
- RESET STATE if not enough power is available on SRC and on 5V_IN to maintain V_{INT} above $V_{INT,RESET}$. In this case, the STO pin is set to high impedance, so that virtually no current is drawn from the storage element connected to STO ($I_{Q,RESET}$ as defined in Section 3.4).

Copyright © 2026 e-peas SA

5.10.6. SLEEP STATE

SLEEP STATE allows for reducing the AEM1192x internal circuit consumption when SRC does not provide enough power or when the storage element is fully charged. Thus, storage element discharging is kept minimal. SLEEP STATE is also reached when charging is not allowed (temperature outside charging range, boost converter disabled or V_{SRC} below V_{SRCLOW} threshold).

The following conditions are defined:

- SLEEP CONDITION is true if one of the following conditions is true:
  - Temperature outside of the charging range (see Section 6.6).
  - The boost converter is disabled through I²C (see Section 9.4).
  - Voltage on SRC is below V_{SRCLOW} threshold (see Table 6).
- SUPPLY CONDITION is true if all the following conditions are true:
  - Temperature within the charging range (see Section 6.6).
  - The boost converter is enabled (see Section 9.4).
  - Target voltage on the SRC (i.e., V_{MPP}) is above V_{SRCLOW} threshold (see Table 6).

In SLEEP STATE, the AEM1192x behaves as follows:

- The storage element connected to STO is not charged by SRC, allowing for reducing the quiescent current on VINT and thus, on STO.
- If V_{STO} is below V_{OVCH} and the temperature is within the charging range, the storage element connected to STO can be charged from the 5 V charger by connecting a power source on 5V_IN.
- VINT internal supply energy is provided by the storage element regardless of the power available on SRC and 5V_IN.
- The buck converter (LOAD) is enabled (if the buck converter enabling conditions are true, see Section 5.10.4).
- ST_STO is HIGH.

From SLEEP STATE, the AEM1192x switches back to SUPPLY STATE if one of the following conditions is met:

- SUPPLY CONDITION and $V_{STO} < V_{OVCH,LOW}$.
- $V_{STO} < V_{OVDIS}$.

Copyright © 2026 e-peas SA

6. System Configuration

6.1. Configuration Pins and I²C

6.1.1. Configuration Pins

After a cold start, the AEM1192x reads the configuration pins. Those are then read periodically every $T_{GPIO,MON}$. The configuration pins can be changed on-the-fly. The floating configuration pins are read as HIGH, except for the SHIP_MODE pin, which cannot be left floating.

NOTE: all the I²C read-only registers (with addresses from IRQFLG0/0x13) can be read and contain valid data even if the AEM1192x is configured through GPIO. The only exception is the APM-related registers (AEM11921 only) that are no longer updated when using the GPIO configuration.

6.1.2. Configuration by I²C

To configure the AEM1192x through the I²C interface after a cold start, the user must wait for the IRQ pin to rise, showing that the AEM1192x is out of RESET STATE and is ready to communicate with I²C. Please note that the IRQ pin is always low during RESET STATE. See Section 5.8 for further informations about the IRQ pin.

Once the above procedure is done, the user can write to the desired registers and validate the configuration by setting the CTRL.UPDATE register field. All configuration pins are then ignored (except the SHIP_MODE pin) and all configurations are set by the register values. All registers have a default value that can be found in Table 17.

Registers are stored in a volatile memory, so their value is lost when the AEM1192x switch to RESET STATE (due to VINT dropping below the reset voltage $V_{INT,RESET}$). The I²C communication bus reference voltage is V_{LOAD}. Once registers are written, register values are kept whether LOAD is supplied or not.

Copyright © 2026 e-peas SA

6.2. Maximum Power Point Tracking

The MPPT ratio mode is used as source regulation method when the AEM1192x is configured through GPIO or when setting the SRCREGU.MODE register field HIGH by I²C.

- If the GPIO configuration is used, the MPPT ratio and timings are not configurable, the values stated in Table 11 are used.
- If the I²C configuration is used, the MPPT ratio and timings are configurable through the SRCREGU register (see Section 9.2).

Configuration		Value
R_{MPPT}	MPPT ratio	80 %
$T_{MPPT,WAIT}$	MPPT wait time[1]	465 ms
$T_{MPPT,PERIOD}$	MPPT period	29.79 s

Table 11: Default source MPPT configurations

1. The total time spent in open-circuit is the sum of $T_{MPPT,WAIT}$ (configurable by I²C only) and $T_{MPPT,MEASURE}$ (fixed, see Table 7).

6.3. Source Constant Voltage Regulation

The constant voltage regulation mode is used as source regulation method when setting the SRCREGU.MODE register field LOW by I²C.

If using the I²C, the user can set the regulation voltage through the SRCREGU register (see Section 9.2.1).

6.4. Storage Element Protection Thresholds

The storage element protection thresholds, hysteresis voltage, and temperature thresholds (explained in Section 5.4) are configurable to match various storage element types.

If the GPIO configuration is used, the STO_CFG pin allows configuring between two sets of thresholds (see Tables 12, 13, and 15).

Configuration pin	Overdischarge voltage [V]	Charge-ready voltage [V]	Overcharge voltage [V]	Storage element type
STO_CFG	V_{OVDIS}	V_{CHRDY}	V_{OVCH}	
L	2.50	2.60	3.80	Lithium-ion Super Capacitor (LiC)
H	3.00	3.20	4.15	Lithium-ion Battery

Table 12: Storage element thresholds configuration with STO_CFG pin

Configuration pin	Buck charge-ready voltage [V]			Storage element type
STO_CFG	$V_{CHRDY,BUCK}$ for V_{LOAD} = 2.20 V	$V_{CHRDY,BUCK}$ for V_{LOAD} = 2.80 V	$V_{CHRDY,BUCK}$ for V_{LOAD} = 3.30 V	
L	2.60	2.90	3.40	Lithium-ion Super Capacitor (LiC)
H	3.20	3.20	3.50	Lithium-ion Battery

Table 13: Buck charge-ready threshold configuration with STO_CFG pin

Copyright © 2026 e-peas SA

Configuration pin	Overcharge hysteresis [mV]	Storage element type
STO_CFG	V_{HYST}	
L	0	Lithium-ion Super Capacitor (LiC)
H	37.5	Lithium-ion Battery

Table 14: Storage element overcharge hysteresis configuration with STO_CFG pin

Configuration pin	Minimum charging temperature [°C]	Maximum charging temperature [°C]	Minimum discharging temperature [°C]	Maximum discharging temperature [°C]
STO_CFG	TEMPCOLDCH	TEMPHOTCH	TEMPCOLDDIS	TEMPHOTDIS
L	-15	60	-15	60
H	0	45	0	45

Table 15: Temperature thresholds configuration with STO_CFG pin with the recommended R_{DIV} and R_{TH}

DISCLAIMER: Storage element protection thresholds and temperature thresholds provided for each storage element type in the tables above are indicative. They are provided as is to the best knowledge of e-peas's application laboratory. They should not replace the actual values provided in the storage element manufacturer's specifications and datasheet.

The storage element buck overdischarge threshold $V_{OVDIS,BUCK}$ is not configurable. This voltage threshold is defined with the following formula:

$$V_{OVDIS,BUCK} = MAX(V_{OVDIS}, V_{LOAD})$$

If the I²C configuration is used, the following registers must be individually configured:

- VOVDIS, VCHRDY, and VOVCH: to configure the storage element protection voltage thresholds V_{OVDIS}, V_{CHRDY}, and V_{OVCH} (see Section 9.3).
- VCHRDYBUCK: to configure the buck charge-ready voltage threshold $V_{CHRDY,BUCK}$ (see Section 9.3.3).
- STOHYST: to configure the storage element overcharge hysteresis V_{HYST} (see Section 9.3.5).
- TEMPCOLDCH, TEMPHOTCH, TEMPCOLDDIS, TEMPHOTDIS, and TEMPPROTECT: to configure the storage element protection temperature thresholds (see Sections 9.8 and 9.9).

For the configuration of the voltage protection thresholds via I²C, ensure that the constraints described in Section 9.3 are respected.

For the configuration of the temperature protection thresholds via I²C, ensure that the constraints described in Section 9.7 are respected.

6.5. Load Voltage

The regulated voltage on LOAD output can be configured with the LOAD_CFG[1:0] pins (see Table 16), or through the BUCKCFG register (see Section 9.5).

Configuration pins		LOAD voltage [V]
LOAD_CFG[1:0]		V_{LOAD}
L	L	LOAD disabled
L	H	2.20
H	L	2.80
H	H	3.30

Table 16: LOAD voltage configuration with LOAD_CFG[1:0] pins

Copyright © 2026 e-peas SA

6.6. Thermal Monitoring

When the thermal monitoring is enabled by connecting R_{DIV} and R_{TH} as shown in Figure 12, the AEM1192x monitors the temperature periodically every $T_{TEMP,MON}$.




Figure 12: TH_REF and TH_MON connections

With the thermal monitoring enabled, the thermal protection can be used based on the temperature protection thresholds (see Section 6.6.1). If the thermal protection is not needed, it can be disabled through TEMPPROTECT register (see Section 9.7). In that case, if R_{DIV} and R_{TH} remain connected, the temperature will continue to be measured periodically every $T_{TEMP,MON}$ but the protection thresholds will be ignored. The temperature data remains available through the TEMP register.

If TH_MON is connected to VINT and TH_REF left floating, the thermal monitoring and thermal protections will be disabled.

6.6.1. Temperature Protection Thresholds

Once the thermal monitoring is enabled, the thermal protection can be used based on the configured temperature thresholds for charge and discharge (except if disabled by the TEMPPROTECT.EN field through I²C):

- With GPIO configuration, the typical values of R_{DIV} and R_{TH}, found in Table 10, allow for having the default temperature thresholds based on STO_CFG configuration as shown in Table 15.
- With I²C configuration, the temperature protection thresholds for storage element charge and discharge must be set individually (see Section 9.8 and 9.9), the TEMPCOLDCH, TEMPHOTCH, TEMPCOLDDIS, and TEMPHOTDIS registers can be used along with the following equations:

$$\text{THRESH}(T) = \frac{256 \times R_{TH}(T)}{R_{TH}(T) + R_{DIV}}$$

$$R_{TH}(T) = R0 \times e^{B \times \left(\frac{1}{T} - \frac{1}{T_0}\right)}$$

$$T = \frac{B}{\ln\left(\frac{R_{TH}(T)}{R0}\right) + \frac{B}{T_0}}$$

- THRESH is the unsigned 8-bit value to be written in the registers to set the temperature threshold to the temperature T [K].
- R0 [Ω] is the resistance of the NTC thermistor at ambient temperature T_0 = 298.15 K (25 °C).
- $R_{TH}(T)$ [Ω] is the resistance of the thermistor at temperature T [K].
- T_0 [K] = 298.15 K (25 °C)
- T [K] is the current ambient temperature of the circuit.
- B is the characteristic constant of the thermistor, allowing to determine the resistance of the thermistor for a given temperature.

Please note that the thermistor must be of the NTC (Negative Temperature Coefficient) type. Thus, the voltage on TH_MON is inversely proportional to the temperature. This means that the value to write in the THRESH fields increases when the expected temperature threshold decreases.

Copyright © 2026 e-peas SA

6.6.2. Temperature Hysteresis

When the thermal protection is used, a temperature hysteresis allows to avoid state toggling due to a temperature oscillating around one of the temperature thresholds.

This hysteresis behavior explained below is the same for both the charge and discharge temperature ranges.

For the cold thresholds, when the AEM1192x detects a temperature below the configured cold threshold (TEMPCOLDCH or TEMPCOLDDIS registers), the AEM1192x directly stops the charge or discharge of the storage element. The AEM1192x then waits for the temperature to rise above the cold threshold plus the hysteresis before enabling back the charge or discharge of the storage element.

For the hot thresholds, when the AEM1192x detects a temperature above the configured hot threshold (TEMPHOTCH or TEMPHOTDIS registers), the AEM1192x directly stops the charge or discharge of the storage element. The AEM1192x then waits for the temperature to drop below the hot threshold minus the hysteresis before enabling back the charge or discharge of the storage element.

The hysteresis is a number of ADC steps to add or subtract from the configured THRESH fields of the cold and hot thresholds for charge and discharge temperature ranges. One ADC step is equivalent to a voltage step of $V_{ADC,STEP}$ (see Table 9):

- With GPIO configuration, the hysteresis is fixed to 5 ADC steps (19.5 mV).
- With I²C configuration, the hysteresis is configurable through the TEMPPROTECT.HYST register field (see Section 9.7).

As explained in Section 6.6.1, the temperature ADC measurement through the thermal monitoring is inversely proportional to the temperature. This means that the cold threshold register field value is higher than the hot threshold register field value. Thus, the hysteresis is subtracted from the cold thresholds and added to the hot thresholds, as shown on the Figure 13. The hysteresis configuration must respect the constraints explained in Section 9.7.




Figure 13: Thermal protection hysteresis

6.7. Shipping Mode

The shipping mode, described in Section 5.9, behaves as follows:

- Shipping mode enabled by connecting the SHIP_MODE pin to STO.
- Shipping mode disabled by connecting the SHIP_MODE pin to GND.
- A toggling from HIGH to LOW on the SHIP_MODE pin triggers a cold start from the energy stored on STO (only if $V_{STO} \geq 2.00$ V).

Copyright © 2026 e-peas SA

7. I²C Serial Interface Protocol

The AEM1192x uses I²C communication for configuration as well as to provide information about system status and measurement data. Communication requires a serial data line (SDA) and a serial clock line (SCL). A device sending data is defined as a transmitter and a device receiving data as a receiver. The device that controls the communication is called a master and the device it controls is defined as the slave.




Figure 14: I²C transmission frame

The master is in charge of generating the clock, managing bus accesses and generating the start and stop bits. The AEM1192x is a slave that will receive configuration data or send the informations requested by the master.

The AEM1192x supports I²C Standard-mode (100 kHz maximum clock rate), Fast-mode (400 kHz maximum clock rate), and Fast-mode Plus (1 MHz maximum clock rate) device. Data is sent with the most significant bit first.

Here are some typical I²C interface states:

- When the communication is idle, both transmission lines are pulled-up (SDA and SCL are open drain outputs);
- Start bit (S): to initiates the transmission, the master switches the SDA line low while keeping SCL high. This is called the start bit;
- Stop bit (P): to end the transmission, the master switches the SDA line from low to high while keeping SCL high. This is called a stop bit;
- Repeated Start bit (Sr): it is used as a back-to-back start and stop bit. It is similar to a start condition, but when the bus is not on idle;
- ACK: to acknowledge a transmission, the device receiving the data (master in case of a read mode transmission, slave in case of a write mode transmission) switches SDA low;
- NACK: when the device receiving data keeps SDA high after the transmission of a byte. When reading a byte, this can mean that the master is done reading bytes from the slave.

To initiate the communication, the master sends a byte with the following informations:

- Bits [7:1] is the slave address, which is 0x31 for the AEM1192x.
- Bit [0] is the communication mode: 1 for ‘read mode’ (used when the master reads informations from the slave) and 0 for ‘write mode’ (when the master writes informations to the slave);
- Slave replies with an ACK to acknowledge that the address has been successfully transmitted.

Here is the procedure for the master to write a slave register:

- Master sends the address of the slave in ‘write’ mode;
- Slave sends an ACK;
- Master sends the address of the register to be written. For example, for the BSTCFG register, the master sends the value 0x06;
- Slave sends an ACK;
- Master sends the data to write to the register;

Copyright © 2026 e-peas SA

- Slave sends an ACK;
- If the master wants to write register at the next address (BUCKCFG in our example), it sends next value to write, without having to specify the address again. This can be done several times in a row for writing several consecutive registers;
- Else the master sends a stop bit (P).

Here is the procedure for the master to read a slave register:

- Master sends the address of the slave in 'write' mode;
- Slave sends an ACK;
- Master sends the address of the register to be read. For example, for the IRQFLG0 register, the master sends the value 0x13;
- Slave sends an ACK;
- Master sends a repeated start bit (Sr);
- Master sends the address of the slave in 'read' mode;
- Slave sends an ACK;
- Master provides the clock on SCL to allow the slave to shift the data of the read register on SDA;
- If the master wants to read register at the next address (IRQFLG1 in our example), it sends an ACK and provides the clock for the slave to shift its following 8 bits of data. This can be done several times in a row for reading several registers;
- If the master wants to end the transmission, it sends a NACK to notify the slave that the transmission is over, and then sends a stop bit (P).

Both communications are described in Figure 15. Refer to Table 17 for all register addresses.




Figure 15: Read and write I²C transmission

Copyright © 2026 e-peas SA

8. Register Map

Please note that the AEM1192x device address is 0x31.

Address	Name	Bit	Field Name	Access	Reset	Description
0x01	SRCREGU	[0:0]	MODE	R/W	0x01	SRC regulation mode.
		[2:1]	CFG0	R/W	0x02	SRC regulation mechanism configuration.
		[4:3]	CFG1	R/W	0x02	
		[6:5]	CFG2	R/W	0x02	
		[7:7]	CFG3	R/W	0x00	
0x02	VOVDIS	[4:0]	THRESH	R/W	0x04	STO overdischarge threshold.
0x03	VCHRDY	[4:0]	THRESH	R/W	0x04	STO charge-ready threshold.
0x04	VOVCH	[5:0]	THRESH	R/W	0x16	STO overcharge threshold.
0x05	STOHYST	[1:0]	VHYST	R/W	0x00	STO hysteresis configuration.
0x06	BSTCFG	[0:0]	EN	R/W	0x01	Boost converter enable.
		[1:1]	SRCBLEEDEN	R/W	0x00	Source bleed enable.
0x07	BUCKCFG	[0:0]	EN	R/W	0x00	Buck converter enable.
		[2:1]	VLOAD	R/W	0x00	LOAD voltage configuration.
		[3:3]	BYPASSEN	R/W	0x00	Buck converter bypass mode enable.
0x08	VCHRDYBUCK	[4:0]	THRESH	R/W	0x04	STO charge-ready buck threshold.
0x09	CHG5V	[0:0]	EN	R/W	0x01	5 V charger enable.
0x0A	TEMPCOLDCH	[7:0]	THRESH	R/W	0xB9	Cold temperature threshold for storage element charging.
0x0B	TEMPHOTCH	[7:0]	THRESH	R/W	0x1F	Hot temperature threshold for storage element charging.
0x0C	TEMPCOLDDIS	[7:0]	THRESH	R/W	0xB9	Cold temperature threshold for storage element discharging.
0x0D	TEMPHOTDIS	[7:0]	THRESH	R/W	0x1F	Hot temperature threshold for storage element discharging.
0x0E	TEMPPROTECT	[0:0]	EN	R/W	0x01	Thermal protection enable.
		[3:1]	HYST	R/W	0x05	Thermal protection hysteresis configuration.
0x0F	APM	[0:0]	SRCEN	R/W	0x00	AEM11921: APM SRC enable. AEM11920: Reserved (write-ignore).
		[1:1]	LOADEN	R/W	0x00	AEM11921: APM LOAD enable. AEM11920: Reserved (write-ignore).
0x10	IRQEN0	[0:0]	I2CRDY	R/W	0x01	IRQ serial interface ready enable.
		[1:1]	VOVDIS	R/W	0x00	IRQ VOVDIS enable.
		[2:2]	VCHRDY	R/W	0x00	IRQ VCHRDY enable.
		[3:3]	VOVCH	R/W	0x00	IRQ VOVCH enable.
		[4:4]	SRCLOW	R/W	0x00	IRQ source low threshold enable.
		[5:5]	TEMPCH	R/W	0x00	IRQ temperature charge enable.
		[6:6]	TEMPDIS	R/W	0x00	IRQ temperature discharge enable.
		[7:7]	LOADSHTDWN	R/W	0x00	IRQ LOAD shutdown enable.

Table 17: Register map (part 1)

Copyright © 2026 e-peas SA

Address	Name	Bit	Field Name	Access	Reset	Description
0x11	IRQEN1	[0:0]	MPPTSTART	R/W	0x00	IRQ MPPT start enable.
		[1:1]	MPPTDONE	R/W	0x00	IRQ MPPT done enable.
		[2:2]	STODONE	R/W	0x00	IRQ STO measurement done enable.
		[3:3]	TEMPDONE	R/W	0x00	IRQ temperature measurement done enable.
		[4:4]	APMDONE	R/W	0x00	AEM11921: IRQ APM done enable. AEM11920: Reserved (write-ignore).
		[5:5]	APMERR	R/W	0x00	AEM11921: IRQ APM error enable. AEM11920: Reserved (write-ignore).
		[6:6]	CHG5VCONN	R/W	0x00	IRQ 5 V charger connected enable.
		[7:7]	CHG5VON	R/W	0x00	IRQ 5 V charger ON enabled.
0x12	CTRL	[0:0]	UPDATE	R/W	0x00	Load I²C registers configuration.
		[1:1]	-	-	-	Reserved.
		[2:2]	SYNCBUSY	R	0x00	Synchronization busy flag.
0x13	IRQFLG0	[0:0]	I2CRDY	R	0x00	IRQ serial interface ready flag.
		[1:1]	VOVDIS	R	0x00	IRQ VOVDIS flag.
		[2:2]	VCHRDY	R	0x00	IRQ VCHRDY flag.
		[3:3]	VOVCH	R	0x00	IRQ VOVCH flag.
		[4:4]	SRCLOW	R	0x00	IRQ source low threshold flag.
		[5:5]	TEMPCH	R	0x00	IRQ temperature (charge) flag.
		[6:6]	TEMPDIS	R	0x00	IRQ temperature (discharge) flag.
		[7:7]	LOADSHTDWN	R	0x00	IRQ LOAD shutdown flag.
0x14	IRQFLG1	[0:0]	MPPTSTART	R	0x00	IRQ MPPT start flag.
		[1:1]	MPPTDONE	R	0x00	IRQ MPPT done flag.
		[2:2]	STODONE	R	0x00	IRQ STO measurement done flag.
		[3:3]	TEMPDONE	R	0x00	IRQ temperature measurement done flag.
		[4:4]	APMDONE	R	0x00	AEM11921: IRQ APM done flag. AEM11920: Reserved.
		[5:5]	APMERR	R	0x00	AEM11921: IRQ APM error flag. AEM11920: Reserved.
		[6:6]	CHG5VCONN	R	0x00	IRQ 5 V charger connected flag.
		[7:7]	CHG5VON	R	0x00	IRQ 5 V charger ON flag.
0x15	STATUS0	[0:0]	OVDIS	R	0x00	Status overdischarge.
		[1:1]	CHRDY	R	0x00	Status charge-ready.
		[2:2]	OVCH	R	0x00	Status overcharge.
		[3:3]	SRCLOW	R	0x00	Status source low threshold.
		[4:4]	CHG5VCONN	R	0x00	Status 5 V charger connected.
		[5:5]	CHG5VON	R	0x00	Status 5 V charger ON.
0x16	STATUS1	[0:0]	TEMPCOLDCH	R	0x00	Status cold temperature (charge).
		[1:1]	TEMPHOTCH	R	0x00	Status hot temperature (charge).
		[2:2]	TEMPCOLDDIS	R	0x00	Status cold temperature (discharge).
		[3:3]	TEMPHOTDIS	R	0x00	Status hot temperature (discharge).
0x17	APM0SRC	[7:0]	DATA	R	0x00	AEM11921: APM data 0 (SRC). AEM11920: Reserved.
0x18	APM1SRC	[7:0]	DATA	R	0x00	AEM11921: APM data 1 (SRC). AEM11920: Reserved.
0x19	APM2SRC	[7:0]	DATA	R	0x00	AEM11921: APM data 2 (SRC). AEM11920: Reserved.

Table 17: Register map (part 2)

Copyright © 2026 e-peas SA

Address	Name	Bit	Field Name	Access	Reset	Description
0x1A	APM0LOAD	[7:0]	DATA	R	0x00	AEM11921: APM data 0 (LOAD). AEM11920: Reserved.
0x1B	APM1LOAD	[7:0]	DATA	R	0x00	AEM11921: APM data 1 (LOAD). AEM11920: Reserved.
0x1C	APM2LOAD	[7:0]	DATA	R	0x00	AEM11921: APM data 2 (LOAD). AEM11920: Reserved.
0x1D	APMERR	[0:0]	SRCERR	R	0x00	AEM11921: APM SRC corrupted. AEM11920: Reserved.
		[1:1]	LOADERR	R	0x00	AEM11921: APM LOAD corrupted. AEM11920: Reserved.
0x1E	TEMP	[7:0]	DATA	R	0x00	Temperature monitoring value.
0x1F	STO	[7:0]	DATA	R	0x00	STO monitoring value.
0x20	SRC	[7:0]	DATA	R	0x00	SRC monitoring value.

Table 17: Register map (part 3)

NOTE: The AEM1192x shares a common register map with the SPM10140. With the exception of some reserved registers that can be written with no effect on the device, the register addresses, bit definitions, and default values are identical, allowing the use of shared software drivers.

NOTE: The reserved registers marked as "write-ignore" can safely be written with any value and has no effect on the AEM1192x behavior, allowing the user to write all the registers at once, as described in Section 7.

Copyright © 2026 e-peas SA

9. Registers Configuration

9.1. I²C Control (CTRL)

The CTRL register allows for updating the AEM1192x configurations and checking registers synchronization status.

CTRL register	Address: 0x12	Access: R/W	Reset: 0x00
Bit [7:3]	Bit [2]	Bit [1]	Bit [0]
RESERVED	SYNCBUSY	RESERVED	UPDATE
-	0x00	-	0x00

Table 18: CTRL register

Bit [2]: system registers synchronization (CTRL.SYNCBUSY)

This field indicates whether the synchronization from the I²C registers to the system registers is ongoing or not.

- 0: CTRL register not synchronizing.
- 1: CTRL register synchronizing.

Bit [0]: system registers update (CTRL.UPDATE)

This field is used to control the source of the AEM1192x configurations (GPIO or I²C) and to update the configurations with the current I²C register values or GPIO states.

- 0: GPIO
  - W: load configurations from the GPIO.
  - R: configurations from the GPIO is currently used if read as 0.
- 1: I2C
  - W: load configurations from the I²C registers.
  - R: configurations from the I²C registers is currently used if read as 1.

NOTE: if the AEM1192x is already configured through the I²C registers, writing any register does not have any effect until 1 is written to the CTRL.UPDATE field, leading to the AEM1192x to read the new register values and apply them.

NOTE: when using I²C register configuration, the user can switch back to GPIO configuration by writing 0 to the CTRL.UPDATE field. In that case, the settings previously written and applied to the IRQEN registers are maintained even when using GPIO configuration, as well as the data in IRQFLG register.

Copyright © 2026 e-peas SA

9.2. Source Regulation (SRCREGU)

The SRCREGU register allow the configuration of the AEM1192x SRC regulation mechanism.

SRCREGU register	Address: 0x01	Access: R/W	Reset: 0x55	
Bit [7]	**Bit [6:5]**	**Bit [4:3]**	**Bit [2:1]**	**Bit [0]**
CFG3	CFG2	CFG1	CFG0	MODE
0x00	0x02	0x02	0x02	0x01

Table 19: SRCREGU register

Bit [7]: SRC configuration 3 (SRCREGU.CFG3)

This fields is used to configure the following SRC regulation mechanism parameters:

- **If MODE = 0:** SRCREGU.CFG3 configures the SRC regulation constant voltage, along with the other SRCREGU.CFGx register fields (see Section 9.2.1).
- **If MODE = 1:** SRCREGU.CFG3 is not used (see Table 20).

Bit [6:5]: SRC configuration 2 (SRCREGU.CFG2)

This fields is used to configure the following SRC regulation mechanism parameters:

- **If MODE = 0:** SRCREGU.CFG2 configures the SRC constant regulation voltage, along with the other SRCREGU.CFGx register fields (see Section 9.2.1).
- **If MODE = 1:** SRCREGU.CFG2 configures the SRC MPPT period $T_{MPPT,PERIOD}$ (see Table 24).

Bit [4:3]: SRC configuration 1 (SRCREGU.CFG1)

This fields is used to configure the following SRC regulation mechanism parameters:

- **If MODE = 0:** SRCREGU.CFG1 configures the SRC constant regulation voltage, along with the other SRCREGU.CFGx register fields (see Section 9.2.1).
- **If MODE = 1:** SRCREGU.CFG1 configures the SRC MPPT wait time $T_{MPPT,WAIT}$ (see Table 23).

Bit [2:1]: SRC configuration 0 (SRCREGU.CFG0)

This fields is used to configure the following SRC regulation mechanism parameters:

- **If MODE = 0:** SRCREGU.CFG0 configures the SRC constant regulation voltage, along with the other SRCREGU.CFGx register fields (see Section 9.2.1).
- **If MODE = 1:** SRCREGU.CFG0 configures the SRC MPPT ratio R_{MPPT} (see Table 22).

Bit [0]: SRC regulation mode (SRCREGU.MODE)

This fields is used to configure the SRC regulation mode:

- 0: constant voltage regulation mode.
- 1: MPPT ratio regulation mode.

	SRCREGU							
	Bit [7]	**Bit [6]**	**Bit [5]**	**Bit [4]**	**Bit [3]**	**Bit [2]**	**Bit [1]**	**Bit [0]**
Register fields	CFG3	CFG2		CFG1		CFG0		MODE
Mode 0: Constant voltage	LVL[6:0]							0
Mode 1: MPPT ratio		MPPT_PERIOD[1:0]		MPPT_WAIT[1:0]		MPPT_RATIO [1:0]		1

Table 20: Summary of SRCREGU register fields

Copyright © 2026 e-peas SA

9.2.1. Constant Voltage Configuration

Table 21 describes how to configure SRCREGU register when the AEM1192x source regulation mode is set to constant voltage (SRCREGU.MODE = 0).

See Table 20 for a description of how LVL[6:0] is distributed across SRCREGU register.

LVL [6:0]	$V_{SRC,REG}$ [V]	LVL [6:0]	$V_{SRC,REG}$ [V]	LVL [6:0]	$V_{SRC,REG}$ [V]	LVL [6:0]	$V_{SRC,REG}$ [V]
0x00	Source Low[1]	0x1C	0.81	0x38	1.23	0x54	1.72
0x01	0.40	0x1D	0.83	0x39	1.25	0x55	1.75
0x02	0.42	0x1E	0.84	0x3A	1.26	0x56	1.77
0x03	0.44	0x1F	0.86	0x3B	1.28	0x57	1.79
0x04	0.45	0x20	0.87	0x3C	1.29	0x58	1.81
0x05	0.47	0x21	0.89	0x3D	1.31	0x59	1.84
0x06	0.48	0x22	0.90	0x3E	1.32	0x5A	1.86
0x07	0.50	0x23	0.92	0x3F	1.34	0x5B	1.88
0x08	0.51	0x24	0.93	0x40	1.35	0x5C	1.90
0x09	0.53	0x25	0.95	0x41	1.37	0x5D	1.93
0x0A	0.54	0x26	0.96	0x42	1.38	0x5E	1.95
0x0B	0.56	0x27	0.98	0x43	1.40	0x5F	1.97
0x0C	0.57	0x28	0.99	0x44	1.41	0x60	1.99
0x0D	0.59	0x29	1.01	0x45	1.43	0x61	2.02
0x0E	0.60	0x2A	1.02	0x46	1.44	0x62	2.04
0x0F	0.62	0x2B	1.04	0x47	1.46	0x63	2.06
0x10	0.63	0x2C	1.05	0x48	1.47	0x64	2.08
0x11	0.65	0x2D	1.07	0x49	1.49	0x65	2.10
0x12	0.66	0x2E	1.08	0x4A	1.50	0x66	2.13
0x13	0.68	0x2F	1.10	0x4B	1.52	0x67	2.15
0x14	0.69	0x30	1.11	0x4C	1.55	0x68	2.17
0x15	0.71	0x31	1.13	0x4D	1.57	0x69	2.19
0x16	0.72	0x32	1.14	0x4E	1.59	0x6A	2.22
0x17	0.74	0x33	1.16	0x4F	1.61	0x6B	2.24
0x18	0.75	0x34	1.17	0x50	1.63	...	
0x19	0.77	0x35	1.19	0x51	1.66	0x7F	
0x1A	0.78	0x36	1.20	0x52	1.68		
0x1B	0.80	0x37	1.22	0x53	1.70		

Table 21: SRC constant voltage values configured by SRCREGU (SRCREGU.MODE = 0)

1. Setting SRCREGU.LVL to 0x00 causes the AEM1192x to consider the SRC voltage to be lower than V_{SRCLOW}, which causes the AEM1192x to enter SLEEP STATE (see Section 5.10.6).

Copyright © 2026 e-peas SA

9.2.2. MPPT Configuration

This section describes how to configure the MPPT module through the SRCREGU register when the AEM1192x source regulation mode is set to MPPT ratio (SRCREGU.MODE = 1).

See Table 20 for the distribution of MPPT_RATIO [1:0], MPPT_WAIT [1:0], MPPT_PERIOD [1:0] values across SRCREGU register.

- Table 22 shows the configuration of SRCREGU.CFG0 register field to set the MPPT ratio.
- Table 23 shows the configuration of SRCREGU.CFG1 register field to set the MPPT wait time before open-circuit voltage measure.
- Table 24 shows the configuration of SRCREGU.CFG2 register field to set the MPPT period between two MPPT evaluations.

SRCREGU0.CFG0 field		MPPT ratio
MPPT_RATIO [1:0]		R_{MPPT}
0	0	70 %
0	1	75 %
1	0	80 %
1	1	85 %

Table 22: SRC MPPT ratio configured by SRCREGU (SRCREGU.MODE = 1)

SRCREGU.CFG1 field		MPPT wait time[1] [ms]
MPPT_WAIT [1:0]		$T_{MPPT,WAIT}$
0	0	116
0	1	233
1	0	465
1	1	931

Table 23: SRC MPPT wait time configured by SRCREGU (SRCREGU.MODE = 1)

1. The total time spent in open-circuit is the sum of $T_{MPPT,WAIT}$ (configurable, see table above) and $T_{MPPT,MEASURE}$ (fixed, see Table 7).

SRCREGU.CFG2 field		MPPT period [s]
MPPT_PERIOD [1:0]		$T_{MPPT,PERIOD}$
0	0	7.45
0	1	14.89
1	0	29.79
1	1	59.58

Table 24: SRC MPPT period configured by SRCREGU (SRCREGU.MODE = 1)

Copyright © 2026 e-peas SA

9.3. Storage Element Threshold Voltages

The storage element protection thresholds, described in Section 5.4, can be set independently by the registers VOVDIS, VCHRDY, VCHRDYBUCK, VOVCH, and STOHYST.

For the configuration of those thresholds, please always respect the following constraints to ensure the functionality of the AEM1192x:

- V_{OVDIS} + 100 mV < V_{CHRDY}
- $V_{CHRDY} \leq V_{CHRDY,BUCK}$
- $V_{OVDIS,BUCK} < V_{CHRDY,BUCK}$
- $V_{CHRDY,BUCK} < V_{OVCH,LOW}$
- $V_{CHRDY,BUCK} \geq V_{LOAD}$
- V_{CHRDY} + 100 mV < V_{OVCH}

9.3.1. Overdischarge Voltage (VOVDIS)

The VOVDIS register allows the configuration of the storage element voltage below which the storage element is considered to be fully depleted, and must not be discharged any further (V_{OVDIS}).

VOVDIS register	Address: 0x02	Access: R/W	Reset: 0x04
Bit [7:5]		Bit [4:0]	
RESERVED		THRESH	
-		0x04	

Table 25: VOVDIS register

Bit [4:0]: storage element overdischarge threshold (VOVDIS.THRESH)

This field allows the configuration of V_{OVDIS} based on Table 26 values or based on the following formula:

$$V_{OVDIS} = MIN(3.5; 2.3 + THRESH \times 0.05)$$

VOVDIS. THRESH	V_{OVDIS} [V]	VOVDIS. THRESH	V_{OVDIS} [V]	VOVDIS. THRESH	V_{OVDIS} [V]
0x00	2.30	0x09	2.75	0x12	3.20
0x01	2.35	0x0A	2.80	0x13	3.25
0x02	2.40	0x0B	2.85	0x14	3.30
0x03	2.45	0x0C	2.90	0x15	3.35
0x04	2.50	0x0D	2.95	0x16	3.40
0x05	2.55	0x0E	3.00	0x17	3.45
0x06	2.60	0x0F	3.05	0x18	
0x07	2.65	0x10	3.10	...	3.50
0x08	2.70	0x11	3.15	0x1F	

Table 26: Storage element V_{OVDIS} configuration by VOVDIS register

CAUTION: For VOVDIS.THRESH configuration, always respect the constraints described in Section 9.3.

Copyright © 2026 e-peas SA

9.3.2. Charge-Ready Voltage (VCHRDY)

The VCHRDY register allows the configuration of the storage element charge-ready voltage (V_{CHRDY}) required to switch to SUPPLY STATE when the 5 V charger is not charging and if the AEM1192x has not just exited shipping mode (see Section 5.4).

VCHRDY register	Address: 0x03	Access: R/W	Reset: 0x04
Bit [7:5]		Bit [4:0]	
RESERVED		THRESH	
-		0x04	

Table 27: VCHRDY register

Bit [4:0]: storage element charge-ready threshold (VCHRDY.THRESH)

This field allows the configuration of V_{CHRDY} based on Table 28 values or based on the following formula:

$$V_{CHRDY} = MIN(3.6; 2.4 + THRESH \times 0.05)$$

VCHRDY. THRESH	V_{CHRDY} [V]	VCHRDY. THRESH	V_{CHRDY} [V]	VCHRDY. THRESH	V_{CHRDY} [V]
0x00	2.40	0x09	2.85	0x12	3.30
0x01	2.45	0x0A	2.90	0x13	3.35
0x02	2.50	0x0B	2.95	0x14	3.40
0x03	2.55	0x0C	3.00	0x15	3.45
0x04	2.60	0x0D	3.05	0x16	3.50
0x05	2.65	0x0E	3.10	0x17	3.55
0x06	2.70	0x0F	3.15	0x18	3.60
0x07	2.75	0x10	3.20	...	
0x08	2.80	0x11	3.25	0x1F	

Table 28: Storage element V_{CHRDY} configuration by VCHRDY register

CAUTION: For VCHRDY.THRESH configuration, always respect the constraints described in Section 9.3.

Copyright © 2026 e-peas SA

9.3.3. Buck Charge-Ready Voltage (VCHRDYBUCK)

The VCHRDYBUCK register allows the configuration of the storage element voltage ($V_{CHRDY,BUCK}$) at which the buck converter can be enabled when the 5 V charger is not used (see Section 5.4).

VCHRDYBUCK register	Address: 0x08	Access: R/W	Reset: 0x04
Bit [7:5]		Bit [4:0]	
RESERVED		THRESH	
-		0x04	

Table 29: VCHRDYBUCK register

Bit [4:0]: storage element buck charge-ready threshold (VCHRDYBUCK.THRESH)

This field allows the configuration of the storage element buck charge-ready threshold. This voltage threshold is then used to check if the buck converter can be enabled or if the storage element voltage is still too low (when the 5 V charger is not used).

The buck charge-ready voltage can be determined based on Table 30 or on the following formula:

$$V_{CHRDY,BUCK} = \mathrm{MIN}(3.6;\ 2.4 + \mathrm{THRESH} \times 0.05)$$

VCHRDYBUCK .THRESH	$V_{CHRDY,BUCK}$ [V]	VCHRDYBUCK .THRESH	$V_{CHRDY,BUCK}$ [V]	VCHRDYBUCK .THRESH	$V_{CHRDY,BUCK}$ [V]
0x00	2.40	0x09	2.85	0x12	3.30
0x01	2.45	0x0A	2.90	0x13	3.35
0x02	2.50	0x0B	2.95	0x14	3.40
0x03	2.55	0x0C	3.00	0x15	3.45
0x04	2.60	0x0D	3.05	0x16	3.50
0x05	2.65	0x0E	3.10	0x17	3.55
0x06	2.70	0x0F	3.15	0x18	3.60
0x07	2.75	0x10	3.20	...	
0x08	2.80	0x11	3.25	0x1F	

Table 30: Storage element $V_{CHRDY,BUCK}$ configuration by VCHRDYBUCK register

CAUTION: For VCHRDYBUCK.THRESH configuration, always respect the constraints described in Section 9.3.

Copyright © 2026 e-peas SA

9.3.4. Overcharge Voltage (VOVCH)

The VOVCH register allows the configuration of the storage element maximum voltage before disabling its charging (V_{OVCH}).

VOVCH register	Address: 0x04	Access: R/W	Reset: 0x16
Bit [7:6]	Bit [5:0]		
RESERVED	THRESH		
-	0x16		

Table 31: VOVCH register

Bit [5:0]: storage element overcharge threshold (VOVCH.THRESH)

This field allows the configuration of V_{OVCH} based on Table 32 values or based on the following:

$$V_{OVCH} = \mathrm{MIN}(4.6;\ 2.7 + \mathrm{THRESH} \times 0.05)$$

VOVCH. THRESH	V_{OVCH} [V]	VOVCH. THRESH	V_{OVCH} [V]	VOVCH. THRESH	V_{OVCH} [V]
0x00	2.70	0x0E	3.40	0x1C	4.10
0x01	2.75	0x0F	3.45	0x1D	4.15
0x02	2.80	0x10	3.50	0x1E	4.20
0x03	2.85	0x11	3.55	0x1F	4.25
0x04	2.90	0x12	3.60	0x20	4.30
0x05	2.95	0x13	3.65	0x21	4.35
0x06	3.00	0x14	3.70	0x22	4.40
0x07	3.05	0x15	3.75	0x23	4.45
0x08	3.10	0x16	3.80	0x24	4.50
0x09	3.15	0x17	3.85	0x25	4.55
0x0A	3.20	0x18	3.90	0x26 ... 0x3F	4.60
0x0B	3.25	0x19	3.95		
0x0C	3.30	0x1A	4.00		
0x0D	3.35	0x1B	4.05		

Table 32: Storage element V_{OVCH} configuration by VOVCH register

CAUTION: For VOVCH.THRESH configuration, always respect the constraints described in Section 9.3.

Copyright © 2026 e-peas SA

9.3.5. Storage Element Voltage Hysteresis (STOHYST)

The STOHYST register allows the configuration of the storage element hysteresis voltage (V_{HYST}). See Section 5.4.

STOHYST register	Address: 0x05	Access: R/W	Reset: 0x00
Bit [7:2]			Bit [1:0]
RESERVED			VHYST
-			0x00

Table 33: STOHYST register

Bit [1:0]: storage element hysteresis voltage (STOHYST.VHYST)

This field allows the configuration of V_{HYST} based on Table 34 to determine the storage element overcharge low threshold:

$$V_{OVCH,LOW} = V_{OVCH} - V_{HYST}$$

STOHYST		Overcharge hysteresis [mV]
VHYST		V_{HYST}
0	0	0
0	1	37.5
1	0	75
1	1	112.5

Table 34: Storage element hysteresis configuration by STOHYST register

CAUTION: For $V_{OVCH,LOW}$ configuration through STOHYST.VHYST register, always respect the constraints described in Section 9.3.

Copyright © 2026 e-peas SA

9.4. Boost Converter (BSTCFG)

The BSTCFG register allows the configuration of the boost converter.

BSTCFG register	Address: 0x06	Access: R/W	Reset: 0x01
Bit [7:2]		Bit [1]	Bit [0]
RESERVED		SRCBLEEDEN	EN
-		0x00	0x01

Table 35: BSTCFG register

Bit [1]: boost converter source bleed feature enable (BSTCFG.SCRBLEEDEN)

This field allows enabling or disabling an internal load on the SRC pin (see Section 5.2.4).

- 0: disable the internal load on the SRC pin.
- 1: enable the internal load on the SRC pin.

Bit [0]: boost converter enable (BSTCFG.EN)

This field allows enabling or disabling the boost converter.

- 0: disable the boost converter.
- 1: enable the boost converter.

Copyright © 2026 e-peas SA

9.5. Buck Converter (BUCKCFG)

The BUCK register allows the configuration of the buck converter output (LOAD).

BUCKCFG register	Address: 0x07	Access: R/W	Reset: 0x00
Bit [7:4]	Bit [3]	Bit [2:1]	Bit [0]
RESERVED	BYPASSEN	VLOAD	EN
-	0x00	0x00	0x00

Table 36: BUCKCFG register

Bit [3]: buck converter bypass mode enable (BUCKCFG.BYPASSEN)

This field allows enabling or disabling the buck converter bypass mode (see Section 5.3.2).

- 0: disable the bypass mode.
- 1: enable the bypass mode.

Bit [2:1]: buck converter output regulation voltage (BUCKCFG.VLOAD)

This field allows the configuration of the buck converter regulation output voltage (V_{LOAD}). The available configurations can be found in Table 37.

BUCKCFG	Buck converter output voltage [V]
VLOAD	V_{LOAD}
0x00	2.20
0x01	2.80
0x02	3.00
0x03	3.30

Table 37: V_{LOAD} settings by BUCKCFG.VLOAD register

Bit [0]: buck converter enable (BUCKCFG.EN)

This field allows enabling or disabling the buck converter (see Section 5.3).

- 0: disable the buck converter.
- 1: enable the buck converter.

CAUTION: V_{LOAD} is used as the I²C bus supply. If disabling the buck converter output (LOAD), ensure to short the LOAD pin to the STO pin or to supply it externally with a voltage less than or equal to V_{STO} in order to keep the I²C bus working (see Section 5.3).

Copyright © 2026 e-peas SA

9.6. 5 V Charger (CHG5V)

The CHG5V register allows the configuration of the 5 V charger (as explained in Section 5.7).

CHG5V register	Address: 0x09	Access: R/W	Reset: 0x01
Bit [7:1]			Bit [0]
RESERVED			EN
-			0x01

Table 38: CHG5V register

Bit [0]: 5 V charger enable (CHG5V.EN)

This field allows enabling or disabling the 5 V charger.

- 0: disable the 5 V charger.
- 1: enable the 5 V charger.

Copyright © 2026 e-peas SA

9.7. Thermal Protection (TEMPPROTECT)

The TEMPPROTECT register allows enabling or disabling the thermal protection, explained in Section 6.6.1, based on the protection thresholds described in Sections 9.8 and 9.9.

To use the thermal protection, the thermal monitoring external components must be mounted as described in Section 6.6.

For the configuration of the thermal protection thresholds, please always respect the following constraints to ensure the functionality of the AEM1192x (see Figure 13):

- TEMPCOLDCH.THRESH - TEMPPROTECT.HYST > TEMPHOTCH.THRESH + TEMPPROTECT.HYST
- TEMPCOLDDIS.THRESH - TEMPPROTECT.HYST > TEMPHOTDIS.THRESH + TEMPPROTECT.HYST

TEMPPROTECT register	Address: 0x0E	Access: R/W	Reset: 0x0B
Bit [7:4]		Bit [3:1]	Bit [0]
RESERVED		HYST	EN
-		0x05	0x01

Table 39: TEMPPROTECT register

Bit [3:1]: thermal protection hysteresis (TEMPPROTECT.HYST)

This field allows the configuration of the number of ADC steps used as hysteresis for the thermal protection thresholds. The available configurations can be found in Table 40.

One ADC step is equivalent to a voltage step equal to $V_{ADC,STEP}$ (see Table 9).

Bit [0]: thermal protection monitoring enable (TEMPPROTECT.EN)

This field allows enabling or disabling the thermal protection monitoring:

- 0: disable the thermal protection.
- 1: enable the thermal protection.

TEMPPROTECT.HYST	Number of hysteresis ADC steps[1]
0x00	0
0x01	1
0x02	2
0x03	3
0x04	4
0x05	5
0x06	6
0x07	7

Table 40: Thermal hysteresis configuration by TEMPPROTECT.HYST register

1. One ADC step is equivalent to $V_{ADC,STEP}$ (see Table 9).

Copyright © 2026 e-peas SA

9.8. Storage Element Charge Temperature Protection

The storage element charge temperature protection thresholds (TEMPCOLDCH and TEMPHOTCH) are used when the thermal monitoring is enabled with R_{DIV} and R_{TH} (see Section 6.6) and when the thermal protection (TEMPPROTECT) is enabled (see Section 9.7).

If the temperature is out of the charge temperature range defined between TEMPCOLDCH and TEMPHOTCH, the boost converter and the 5 V charger will be disabled to stop charging the storage element.

THRESH value is determined as follows from the desired temperature T:

- Determine the resistance of the thermo resistor R_{TH} at the desired temperature.
- Calculate THRESH using the following formula:

$$\text{THRESH}(T) = \frac{256 \times R_{TH}(T)}{R_{TH}(T) + R_{DIV}}$$

See Section 6.6 for further information about thermal monitoring configuration.

CAUTION: For TEMPCOLDCH and TEMPHOTCH configuration, make sure to respect the constraints described in Section 9.7.

9.8.1. TEMPCOLDCH

The TEMPCOLDCH register allows the configuration of the minimum temperature below which the charge of the storage element is disabled.

TEMPCOLDCH register	Address: 0x0A	Access: R/W	Reset: 0xB9
Bit [7:0]			
THRESH			
0xB9			

Table 41: TEMPCOLDCH register

Bit [7:0]: storage element charge minimum temperature threshold (TEMPCOLDCH.THRESH)

This field allows the configuration of the minimum temperature (cold) threshold for enabling the storage element charge.

9.8.2. TEMPHOTCH

The TEMPHOTCH register allows the configuration of the maximum temperature above which the charge of the storage element is disabled.

TEMPHOTCH register	Address: 0x0B	Access: R/W	Reset: 0x1F
Bit [7:0]			
THRESH			
0x1F			

Table 42: TEMPHOTCH register

Bit [7:0]: storage element charge maximum temperature threshold (TEMPHOTCH.THRESH)

This field allows the configuration of the maximum temperature (hot) threshold for enabling the storage element charge.

Copyright © 2026 e-peas SA

9.9. Storage Element Discharge Temperature Protection

The storage element discharge temperature protection thresholds (TEMPCOLDDIS and TEMPHOTDIS) are used when the thermal monitoring is enabled with R_{DIV} and R_{TH} (see Section 6.6) and when the thermal protection (TEMPPROTECT) is enabled (see Section 9.7).

If the temperature is out of the discharge temperature range defined between TEMPCOLDDIS and TEMPHOTDIS, the buck converter will be disabled to stop discharging the storage element through the LOAD. In this case, VINT will continue to be supplied from STO.

THRESH value is determined as follows from the desired temperature T:

- Determine the resistance of the thermo resistor R_{TH} at the desired temperature.
- Calculate THRESH using the following formula:

$$\mathrm{THRESH}(T) = \frac{256 \times R_{TH}(T)}{R_{TH}(T) + R_{DIV}}$$

See Section 6.6 for further information about thermal monitoring configuration.

CAUTION: For TEMPCOLDDIS and TEMPHOTDIS configuration, make sure to respect the constraints described in Section 9.7.

9.9.1. TEMPCOLDDIS

The TEMPCOLDDIS register allows the configuration of the minimum temperature (cold) below which the discharge of the storage element is disabled.

TEMPCOLDDIS register	Address: 0x0C	Access: R/W	Reset: 0xB9
Bit [7:0]			
THRESH			
0xB9			

Table 43: TEMPCOLDDIS register

Bit [7:0]: storage element discharge minimum temperature threshold (TEMPCOLDDIS.THRESH)

This field allows the configuration of the minimum temperature (cold) threshold for enabling the storage element discharge.

9.9.2. TEMPHOTDIS

The TEMPHOTDIS register allows the configuration of the maximum temperature (hot) above which the discharge of the storage element is disabled.

TEMPHOTDIS register	Address: 0x0D	Access: R/W	Reset: 0x1F
Bit [7:0]			
THRESH			
0x1F			

Table 44: TEMPHOTDIS register

Bit [7:0]: storage element discharge maximum temperature threshold (TEMPHOTDIS.THRESH)

This field allows the configuration of the maximum temperature (hot) threshold for enabling the storage element discharge.

Copyright © 2026 e-peas SA

9.10. Average Power Monitoring (APM)

The APM register allows the configuration of the Average Power Monitoring feature for both the SRC APM (boost converter) and the LOAD APM (buck converter) of the AEM11921.

For APM feature explanations, refer to the Section 5.6. For APM data interpretation, refer to the Section 9.14.

The APM feature is available on the AEM11921 only. When using the AEM11920, all APM related fields and registers are reserved. Those registers can be written with any value without any impact on the AEM11920.

APM register	Address: 0x0F	Access: R/W	Reset: 0x00	
Bit [7:0]			Bit [1]	Bit [0]
RESERVED			LOADEN	SRCEN
-			0x00	0x00

Table 45: APM register

Bit [1]: load output APM enable (APM.LOADEN)

This field allows enabling or disabling the APM for LOAD (AEM11921 only).

- 0: disable the load output APM.
- 1: enable the load output APM.

Bit [0]: source APM enable (APM.SRCEN)

This field allows enabling or disabling the APM for SRC (AEM11921 only).

- 0: disable the source APM.
- 1: enable the source APM.

Copyright © 2026 e-peas SA

9.11. IRQ Enable (IRQENx)

9.11.1. IRQEN0

The IRQEN0 register allows the configuration of which events trigger the IRQ pin rising edge (see also the IRQEN1 register).

IRQEN0 register		Address: 0x10		Access: R/W		Reset: 0x01	
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
LOADSHTDWN	TEMPDIS	TEMPCH	SRCLOW	VOVCH	VCHRDY	VOVDIS	I2CRDY
0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x01

Table 46: IRQEN0 register

Bit [7]: buck converter output shutdown (IRQEN0.LOADSHTDWN)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.LOADSHTDWN flag when the buck converter is about to be disabled following the detection of an empty storage element or thermal shutdown (see Section 5.3).

- 0: disable the IRQ flag for LOAD shutdown.
- 1: enable the IRQ flag for LOAD shutdown.

Bit [6]: storage element discharge temperature (IRQEN0.TEMPDIS)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.TEMPDIS flag when the temperature crosses the minimum or maximum temperature allowed for storage element discharging (selected through the TEMPCOLDDIS and TEMPHOTDIS registers).

- 0: disable the IRQ flag for discharge temperature range.
- 1: enable the IRQ flag for discharge temperature range.

Bit [5]: storage element charge temperature (IRQEN0.TEMPCH)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.TEMPCH flag when the temperature crosses the minimum or maximum temperature allowed for storage element charging (selected through the TEMPCOLDCH and TEMPHOTCH registers).

- 0: disable the IRQ flag for charge temperature range.
- 1: enable the IRQ flag for charge temperature range.

Bit [4]: source low voltage (IRQEN0.SRCLOW)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.SRCLOW flag when V_{SRC} crosses V_{SRCLOW} threshold (see Table 6).

- 0: disable the IRQ flag for source low threshold.
- 1: enable the IRQ flag for source low threshold.

Bit [3]: storage element overcharge (IRQEN0.VOVCH)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.VOVCH flag when the storage element voltage crosses V_{OVCH} (selected through the VOVCH register).

- 0: disable the IRQ flag for V_{OVCH} crossing.
- 1: enable the IRQ flag for V_{OVCH} crossing.

Copyright © 2026 e-peas SA

Bit [2]: storage element charge-ready (IRQEN0.VCHRDY)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.VCHRDY flag when the storage element voltage crosses V_{CHRDY} (selected through the VCHRDY register).

- 0: disable the IRQ flag for V_{CHRDY} crossing.
- 1: enable the IRQ flag for V_{CHRDY} crossing.

Bit [1]: storage element overdischarge (IRQEN0.VOVDIS)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.VOVDIS flag after $T_{CRIT,ST}$ when the storage element voltage drops below V_{OVDIS} (selected through the VOVDIS register) or directly when the storage element voltage rises above V_{OVDIS}.

- 0: disable the IRQ flag for V_{OVDIS} crossing.
- 1: enable the IRQ flag for V_{OVDIS} crossing.

Bit [0]: I2C interface ready (IRQEN0.I2CRDY)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG0.I2CRDY flag when the serial interface (I^2C) is ready to communicate.

- 0: disable the IRQ flag for I^2C interface readiness.
- 1: enable the IRQ flag for I^2C interface readiness.

Copyright © 2026 e-peas SA

9.11.2. IRQEN1

The IRQEN1 register allows the configuration of which events trigger the IRQ pin rising edge (see also the IRQEN0 register).

IRQEN1 register		Address: 0x11		Access: R/W		Reset: 0x00	
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
CHG5VON	CHG5VCONN	APMERR[1]	APMDONE[1]	TEMPDONE	STODONE	MPPTDONE	MPPTSTART
0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00

Table 47: IRQEN1 register

1. When using the AEM11920, all APM related register fields are reserved. Those registers can be written with any value without any impact on the AEM11920.

Bit [7]: 5 V charger charging (IRQEN1.CHG5VON)

This field allows enabling of disabling the generation of a rising edge on the IRQ pin with the IRQFLG1.CHG5VON flag when the 5 V charger starts or stops to charge the storage element.

- 0: disable the IRQ flag for 5 V charger charge.
- 1: enable the IRQ flag for 5 V charger charge.

Bit [6]: 5 V charger connected (IRQEN1.CHG5VCONN)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.CHG5VCONN flag when the 5 V charger gets connected or disconnected (see Table 6 for V_{5V_IN} requirements).

- 0: disable the IRQ flag for 5 V charger connection.
- 1: enable the IRQ flag for 5 V charger connection.

Bit [5]: APM error (IRQEN1.APMERR)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.APMERR flag when an APM error occurs (AEM11921 only).

- 0: disable the IRQ flag for APM errors.
- 1: enable the IRQ flag for APM errors.

Bit [4]: APM done (IRQEN1.APMDONE)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.APMDONE flag when APM data is available (AEM11921 only).

- 0: disable the IRQ flag for new available APM data.
- 1: enable the IRQ flag for new available APM data.

Bit [3]: temperature measurement done (IRQEN1.TEMPDONE)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.TEMPDONE flag when the temperature measurement is done.

- 0: disable the IRQ flag for temperature measurement completion.
- 1: enable the IRQ flag for temperature measurement completion.

Copyright © 2026 e-peas SA

Bit [2]: storage element voltage measurement done (IRQEN1.STODONE)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.STODONE flag when the storage element voltage measurement is done.

- 0: disable the IRQ flag for STO voltage measurement completion.
- 1: enable the IRQ flag for STO voltage measurement completion.

Bit [1]: source MPPT done (IRQEN1.MPPTDONE)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.MPPTDONE flag when the source MPP evaluation is done.

- 0: disable the IRQ flag for source MPP evaluation completion.
- 1: enable the IRQ flag for source MPP evaluation completion.

Bit [0]: source MPPT start (IRQEN1.MPPTSTART)

This field allows enabling or disabling the generation of a rising edge on the IRQ pin with IRQFLG1.MPPTSTART when the source MPP evaluation starts.

- 0: disable the IRQ flag for source MPP evaluation start.
- 1: enable the IRQ flag for source MPP evaluation start.

Copyright © 2026 e-peas SA

9.12. IRQ Flags (IRQFLGx)

The IRQFLGx registers allow the user to get a status about specific AEM1192x events (along with the STATUSx registers, see Section 9.13). When the event happens, the IRQ pin switches HIGH and the register field bit that corresponds to the event will switch to 1, provided that the event flag has been enabled in the corresponding IRQENx register. The bit will stay to 1 and the IRQ pin will stay HIGH until the IRQFLGx register is read.

Please note that, while the I²C configuration must be used to enable the AEM1192x IRQ flags, the behavior of the IRQ pin as well as the IRQFLGx register stays the same even if the AEM1192x has switched back to GPIO configuration by writing 0 to CTRL.UPDATE.

9.12.1. IRQFLG0

The IRQFLG0 register is the IRQ pin event flags register 0.

IRQFLG0 register		Address: 0x13		Access: R		Reset: 0x00	
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
LOADSHTDWN	TEMPDIS	TEMPCH	SRCLOW	VOVCH	VCHRDY	VOVDIS	I2CRDY
0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00

Table 48: IRQFLG0 register

Bit [7]: buck converter output shutdown (IRQFLG0.LOADSHTDWN)

This IRQ pin event flag is set when the buck converter is about to be disabled following the detection of an empty storage element or thermal shutdown (see Section 5.3), if the corresponding event source has been previously enabled through the IRQEN0.LOADSHTDWN field.

- 0: buck converter output (LOAD) shutdown is not about to be disabled.
- 1: buck converter output (LOAD) shutdown is about to be disabled in $T_{LOAD,DIS}$ - $T_{CRIT,LOAD}$ (see Table 7).

Bit [6]: storage element discharge temperature (IRQFLG0.TEMPDIS)

This IRQ pin event flag is set when the temperature crosses the minimum or maximum temperature allowed for storage element discharging (selected through the TEMPCOLDDIS and TEMPHOTDIS registers), if the corresponding event source has been previously enabled through the IRQEN0.TEMPDIS field.

- 0: the temperature did not cross the minimum or maximum temperature allowed for discharging.
- 1: the temperature crossed the minimum or maximum temperature allowed for discharging.

Bit [5]: storage element charge temperature (IRQFLG0.TEMPCH)

This IRQ pin event flag is set when the temperature crosses the minimum or maximum temperature allowed for storage element charging (selected through the TEMPCOLDCH and TEMPHOTCH registers), if the corresponding event source has been previously enabled through the IRQEN0.TEMPCH field.

- 0: the temperature did not cross the minimum or maximum temperature allowed for charging.
- 1: the temperature crossed the minimum or maximum temperature allowed for charging.

Copyright © 2026 e-peas SA

Bit [4]: source low voltage (IRQFLG0.SRCLOW)

This IRQ pin event flag is set when V_{SRC} crosses V_{SRCLOW} threshold, if the corresponding event source has been previously enabled through the IRQEN0.SRCLOW field.

- 0: the source voltage did not cross V_{SRCLOW}.
- 1: the source voltage crossed V_{SRCLOW}.

Bit [3]: storage element overcharge (IRQFLG0.VOVCH)

This IRQ pin event flag is set when the storage element voltage crosses V_{OVCH} (selected through the VOVCH register), if the corresponding event source has been previously enabled through the IRQEN0.VOVCH field.

- 0: the storage element voltage did not cross V_{OVCH}.
- 1: the storage element voltage crossed V_{OVCH}.

Bit [2]: storage element charge-ready (IRQFLG0.VCHRDY)

This IRQ pin event flag is set when the storage element voltage crosses V_{CHRDY} (selected through the VCHRDY register), if the corresponding event source has been previously enabled through the IRQEN0.VCHRDY field.

- 0: the storage element voltage did not cross V_{CHRDY}.
- 1: the storage element voltage crossed V_{CHRDY}.

Bit [1]: storage element overdischarge (IRQFLG0.VOVDIS)

This IRQ pin event flag is set after $T_{CRIT,ST}$ when the storage element voltage drops below V_{OVDIS} (selected through the VOVDIS register) or directly when the storage element rises above V_{OVDIS}, if the corresponding event source has been previously enabled through the IRQEN0.VOVDIS field.

- 0: the storage element voltage did not cross V_{OVDIS}.
- 1: the storage element voltage crossed V_{OVDIS}.

Bit [0]: I2C interface ready (IRQFLG0.I2CRDY)

This IRQ pin event flag is set when the serial interface (I^2C) is ready to communicate, if the corresponding event source has been previously enabled through the IRQEN0.I2CRDY field.

- 0: I^2C interface not yet ready to communicate.
- 1: I^2C interface became ready to communicate.

Copyright © 2026 e-peas SA

9.12.2. IRQFLG1

The IRQFLG1 register is the IRQ pin event flags register 1.

IRQFLG1 register		Address: 0x14		Access: R		Reset: 0x00	
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
CHG5VON	CHG5VCONN	APMERR[1]	APMDONE[1]	TEMPDONE	STODONE	MPPTDONE	MPPTSTART
0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00

Table 49: IRQFLG1 register

1. When using the AEM11920, all APM related register fields are reserved. Those registers have no impact on the AEM11920.

Bit [7]: 5 V charger charging (IRQFLG1.CHG5VON)

This IRQ pin event flag is set when the 5 V charger starts or stops to charge the storage element, if the corresponding event source has been previously enabled through the IRQEN1.CHG5VON field.

- 0: the 5 V charger has not started or stopped to charge.
- 1: the 5 V charger has started or stopped to charge.

Bit [6]: 5 V charger connected (IRQFLG1.CHG5VCONN)

This IRQ pin event flag is set when the 5 V charger gets connected or disconnected (see Table 6 for V_{5V_IN} requirements), if the corresponding event source has been previously enabled through the IRQEN1.CHG5VCONN field.

- 0: the 5 V charger has not been connected or disconnected.
- 1: the 5 V charger has been connected or disconnected.

Bit [5]: APM error (IRQFLG1.APMERR)

This IRQ pin event flag is set when an APM error occurs, if the corresponding event source has been previously enabled through the IRQEN1.APMERR field (AEM11921 only).

- 0: no APM error occurred.
- 1: an APM error occurred.

When an APM error occurs, the APMERR register is used along with the IRQFLG1.APMERR field, see Section 9.17.

Bit [4]: APM done (IRQFLG1.APMDONE)

This IRQ pin event flag is set when new APM data is available, if the corresponding event source has been previously enabled through the IRQEN1.APMDONE field (AEM11921 only).

- 0: no new APM data available.
- 1: new APM data available.

Bit [3]: temperature measurement done (IRQFLG1.TEMPDONE)

This IRQ pin event flag is set when the temperature measurement is done, if the corresponding event source has been previously enabled through the IRQEN1.TEMPDONE field.

- 0: temperature measurement not completed.
- 1: temperature measurement completed.

Copyright © 2026 e-peas SA

Bit [2]: storage element voltage measurement done (IRQFLG1.STODONE)

This IRQ pin event flag is set when the storage element voltage measurement is done, if the corresponding event source has been previously enabled through the IRQEN1.STODONE field.

- 0: storage element voltage measurement not completed.
- 1: storage element voltage measurement completed.

Bit [1]: source MPPT done (IRQFLG1.MPPTDONE)

This IRQ pin event flag is set when the source MPP evaluation is done, if the corresponding event source has been previously enabled through the IRQEN1.MPPTDONE field.

- 0: source MPP evaluation not completed.
- 1: source MPP evaluation completed.

Bit [0]: source MPPT start (IRQFLG1.MPPTSTART)

This IRQ pin event flag is set when the source MPP evaluation starts, if the corresponding event source has been previously enabled through the IRQEN1.MPPTSTART field.

- 0: source MPP evaluation not started.
- 1: source MPP evaluation started.

Copyright © 2026 e-peas SA

9.13. Status (STATUSx)

9.13.1. STATUS0

The STATUS0 register provides information about the AEM1192x's status (along with the STATUS1 register).

STATUS0 register	Address: 0x15		Access: R		Reset: 0x00	
Bit [7:6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
RESERVED	CHG5VON	CHG5VCONN	SRCLOW	OVCH	CHRDY	OVDIS
-	0x00	0x00	0x00	0x00	0x00	0x00

Table 50: STATUS0 register

Bit [5]: 5 V charger charging (STATUS0.CHG5VON)

This status indicates whether the 5 V charger is actively charging the storage element or not.

- 0: the 5 V charger is not charging.
- 1: the 5 V charger is charging.

Bit [4]: 5 V charger connected (STATUS0.CHG5VCONN)

This status indicates whether the 5 V charger is considered connected or not (see Table 6 for V_{5V_IN} requirements).

- 0: the 5 V charger is disconnected.
- 1: the 5 V charger is connected.

Bit [3]: source low voltage (STATUS0.SRCLOW)

This status indicates whether the source voltage is higher than V_{SRCLOW} or not.

- 0: the source is higher than V_{SRCLOW}.
- 1: the source is equal or lower than V_{SRCLOW}.

Bit [2]: storage element overcharge (STATUS0.OVCH)

This status indicates whether the storage element voltage is higher than V_{OVCH} or not.

- 0: the storage element voltage is lower than the overcharge threshold.
- 1: the storage element voltage is equal or higher than the overcharge threshold.

Bit [1]: storage element charge-ready (STATUS0.CHRDY)

This status indicates whether the storage element voltage is higher than V_{CHRDY} or not.

- 0: the storage element voltage is lower than the charge-ready threshold.
- 1: the storage element voltage is equal or higher than the charge-ready threshold.

Bit [0]: storage element overdischarge (STATUS0.OVDIS)

This status indicates whether the storage element voltage has been lower than V_{OVDIS} for more than $T_{CRIT,ST}$ or not.

- 0: the storage element voltage has not been equal or lower than the overdischarge threshold for more than $T_{CRIT,ST}$.
- 1: the storage element voltage has been equal or lower than the overdischarge threshold for more than $T_{CRIT,ST}$.

Copyright © 2026 e-peas SA

9.13.2. STATUS1

The STATUS1 register provides information about the AEM1192x's status (along with the STATUS0 register).

STATUS1 register	Address: 0x16	Access: R		Reset: 0x00
Bit [7:4]		Bit [3]	Bit [2]	Bit [1]	Bit [0]
RESERVED		TEMPHOTDIS	TEMPCOLDDIS	TEMPHOTCH	TEMPCOLDCH
-		0x00	0x00	0x00	0x00

Table 51: STATUS1 register

Bit [3]: storage element discharge maximum temperature (STATUS1.TEMPHOTDIS)

This status indicates whether the temperature is higher than the hot threshold (for storage element discharging) or not.

- 0: the temperature is below the hot threshold.
- 1: the temperature is equal or above the hot threshold.

Bit [2]: storage element discharge minimum temperature (STATUS1.TEMPCOLDDIS)

This status indicates whether the temperature is lower than the cold threshold (for storage element discharging) or not.

- 0: the temperature is above the cold threshold.
- 1: the temperature is equal or below the cold threshold.

Bit [1]: storage element charge maximum temperature (STATUS1.TEMPHOTCH)

This status indicates whether the temperature is higher than the hot threshold (for storage element charging) or not.

- 0: the temperature is below the hot threshold.
- 1: the temperature is equal or above the hot threshold.

Bit [0]: storage element charge minimum temperature (STATUS1.TEMPCOLDCH)

This status indicates whether the temperature is lower than the cold threshold (for storage element charging) or not.

- 0: the temperature is above the cold threshold.
- 1: the temperature is equal or below the cold threshold.

Copyright © 2026 e-peas SA

9.14. APM Data Summary (APMxSRC and APMxLOAD)

The AEM11921 APM data registers for the boost converter and for the buck converter share the same field structure, as described in Table 52.

For both APM modules, the values in the APM data registers can be computed by left bit-shifting by the value in the OFFSET field to obtain the measured APM power (P_{APM}) and energy (E_{APM}) provided to/from the storage element during the previous APM window (see Section 5.6):

$$P_{APM} = (\text{POWER} \ll \text{OFFSET}) \times \alpha$$

$$E_{APM} = P_{APM} \times \text{APM window}$$

Where:

P_{APM} is the average power (W) provided to/from the storage element during the previous APM window.

α is the correction factor used to convert the APM values from the APMxSRC and APMxLOAD registers into power. This alpha factor takes into account the variability between devices, the board layout, and the effective value of L_{BOOST} and L_{BUCK}, as well as several other parameters that affect the APM conversion. The alpha factor can be determined by calibrating the complete system to take all these parameters into account. Please contact e-peas support for more details about alpha calibration.

E_{APM} is the energy (J) provided to/from the storage element during the previous APM window.

APM window is the duration (s) used to calculate E_{APM}. It must match the actual APM window duration, which may slightly deviate from the nominal datasheet value $T_{APM,WINDOW}$ (see Table 7).

	APM2SRC APM2LOAD								APM1SRC APM1LOAD								APM0SRC APM0LOAD							
	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
Register fields	APM2SRC.DATA[7:0] APM2LOAD.DATA[7:0]								APM1SRC.DATA[7:0] APM1LOAD.DATA[7:0]								APM0SRC.DATA[7:0] APM0LOAD.DATA[7:0]							
Global APM Field	APM DATA [23:0]																							
Power Meter Fields	OFFSET [4:0]					POWER [18:16]			POWER [15:8]								POWER [7:0]							

Table 52: Summary of APMxSRC and APMxLOAD register fields

The APM feature is available on the AEM11921 only. When using the AEM11920, all APM related fields and registers are reserved. Those registers can be written with any value without any impact on the AEM11920

Copyright © 2026 e-peas SA

9.15. SRC APM Data (APMxSRC)

9.15.1. APM0SRC

The APM0SRC is the first register providing the SRC APM data.

APM0SRC register	Address: 0x17	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 53: APM0SRC register

Bit [7:0]: source APM data (APM0SRC.DATA)

This field contains the bits [7:0] of the SRC APM data. See Section 9.14 for APM formulas based on register value (AEM11921 only).

9.15.2. APM1SRC

The APM1SRC is the second register providing the SRC APM data.

APM1SRC register	Address: 0x18	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 54: APM1SRC register

Bit [7:0]: source APM data (APM1SRC.DATA)

This register contains the bits [15:8] of the SRC APM data. See Section 9.14 for APM formulas based on register value (AEM11921 only).

9.15.3. APM2SRC

The APM2SRC is the third register providing the SRC APM data.

APM2SRC register	Address: 0x19	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 55: APM2SRC register

Bit [7:0]: source APM data (APM2SRC.DATA)

This register contains the bits [23:16] of the SRC APM data. See Section 9.14 for APM formulas based on register value (AEM11921 only).

Copyright © 2026 e-peas SA

9.16. LOAD APM Data (APMxLOAD)

9.16.1. APM0LOAD

The APM0LOAD is the first register providing the LOAD APM data.

APM0LOAD register	Address: 0x1A	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 56: APM0LOAD register

Bit [7:0]: LOAD APM data (APM0LOAD.DATA)

This register contains the bits [7:0] of the LOAD APM data. See Section 9.14 for APM formulas based on register value (AEM11921 only).

9.16.2. APM1LOAD

The APM1LOAD is the second register providing the LOAD APM data.

APM1LOAD register	Address: 0x1B	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 57: APM1LOAD register

Bit [7:0]: LOAD APM data (APM1LOAD.DATA)

This register contains the bits [15:8] of the LOAD APM data. See Section 9.14 for APM formulas based on register value (AEM11921 only).

9.16.3. APM2LOAD

The APM2LOAD is the third register providing the LOAD APM data.

APM2LOAD register	Address: 0x1C	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 58: APM2LOAD register

Bit [7:0]: LOAD APM data (APM2LOAD.DATA)

This register contains the bits [23:16] of the LOAD APM data. See Section 9.14 for APM formulas based on register value (AEM11921 only).

Copyright © 2026 e-peas SA

9.17. APM Error (APMERR)

The APMERR register provides the APM errors status (AEM11921 only).

APMERR register	Address: 0x1D	Access: R	Reset: 0x00
Bit [7:2]		Bit [1]	Bit [0]
RESERVED		LOADERR	SRCERR
-		0x00	0x00

Table 59: APMERR register

Bit [1]: LOAD APM data error (APMERR.LOADERR)

This field indicates whether the LOAD APM data is corrupted or not, which occurs when V_{LOAD} > (V_{STO} - 0.25 V). In this case, the buck converter runs in “bang-bang” controlled converter mode (see Section 5.3).

- 0: the LOAD APM data is valid.
- 1: the LOAD APM data is corrupted.

Bit [0]: source APM data error (APMERR.SRCERR)

This field indicates whether the SRC APM data is corrupted or not, which occurs when V_{SRC} > (V_{STO} - 0.25 V). In this case, the boost converter runs in diode conduction mode.

- 0: the SRC APM data is valid.
- 1: the SRC APM data is corrupted.

Copyright © 2026 e-peas SA

9.18. Temperature Monitoring Data (TEMP)

The TEMP register allows providing the temperature monitoring data as long as R_{DIV} and R_{TH} are connected (see Figure 12).

TEMP register	Address: 0x1E	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 60: TEMP register

Bit [7:0]: temperature monitoring data (TEMP.DATA)

This field gives the code that results from the temperature monitoring.

R_{TH} can be determined using the following equation:

$$R_{TH} = \frac{R_{DIV} \times DATA}{256 - DATA}$$

Thus the temperature T in Kelvin can be obtained with the following formula.

$$T = \frac{B}{\ln\left(\frac{R_{TH}}{R0}\right) + \frac{B}{T_0}}$$

See Section 5.5 for further information.

Copyright © 2026 e-peas SA

9.19. Storage Element Voltage Data (STO)

The STO register allows providing the storage element monitoring data.

STO register	Address: 0x1F	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 61: STO register

Bit [7:0]: storage element monitoring data (STO.DATA)

This field contains the code that results from the storage element monitoring.

V_{STO} can be determined using the following formula:

$$V_{STO} = \frac{4.8 \times DATA}{256}$$

Copyright © 2026 e-peas SA

9.20. Source Voltage Data (SRC)

The SRC register is the source data register for the SRC voltage.

SRC register	Address: 0x20	Access: R	Reset: 0x00
Bit [7:0]			
DATA			
0x00			

Table 62: SRC register

Bit [7:0]: source voltage data (SRC.DATA)

This field contains the code that results from the source voltage measurement. V_{SRC} can be determined from SRC.DATA with the formulas from Table 63 or the values from Table 64.

SRC.DATA range	V_{SRC} [V]
0x2B	Source low[1]
0x2C - 0x75	$0.3 + (DATA - 37) \times 0.015$
0xD4 - 0xF5	$\frac{0.3 + (DATA - 165) \times 0.015}{0.67}$

Table 63: Source voltage V_{SRC} from SRC.DATA register value (formula)

SRC. DATA	V_{SRC} [V]	SRC. DATA	V_{SRC} [V]	SRC. DATA	V_{SRC} [V]	SRC. DATA	V_{SRC} [V]
0x2B	Source low[1]	0x47	0.81	0x63	1.23	0xDD	1.70
0x2C	0.40	0x48	0.83	0x64	1.25	0xDE	1.72
0x2D	0.42	0x49	0.84	0x65	1.26	0xDF	1.75
0x2E	0.44	0x4A	0.86	0x66	1.28	0xE0	1.77
0x2F	0.45	0x4B	0.87	0x67	1.29	0xE1	1.79
0x30	0.47	0x4C	0.89	0x68	1.31	0xE2	1.81
0x31	0.48	0x4D	0.90	0x69	1.32	0xE3	1.84
0x32	0.50	0x4E	0.92	0x6A	1.34	0xE4	1.86
0x33	0.51	0x4F	0.93	0x6B	1.35	0xE5	1.88
0x34	0.53	0x50	0.95	0x6C	1.37	0xE6	1.90
0x35	0.54	0x51	0.96	0x6D	1.38	0xE7	1.93
0x36	0.56	0x52	0.98	0x6E	1.40	0xE8	1.95
0x37	0.57	0x53	0.99	0x6F	1.41	0xE9	1.97
0x38	0.59	0x54	1.01	0x70	1.43	0xEA	1.99
0x39	0.60	0x55	1.02	0x71	1.44	0xEB	2.02
0x3A	0.62	0x56	1.04	0x72	1.46	0xEC	2.04
0x3B	0.63	0x57	1.05	0x73	1.47	0xED	2.06
0x3C	0.65	0x58	1.07	0x74	1.49	0xEE	2.08
0x3D	0.66	0x59	1.08	0x75	1.50	0xEF	2.10
0x3E	0.68	0x5A	1.10	0xD4	1.50	0xF0	2.13
0x3F	0.69	0x5B	1.11	0xD5	1.52	0xF1	2.15
0x40	0.71	0x5C	1.13	0xD6	1.55	0xF2	2.17
0x41	0.72	0x5D	1.14	0xD7	1.57	0xF3	2.19
0x42	0.74	0x5E	1.16	0xD8	1.59	0xF4	2.22
0x43	0.75	0x5F	1.17	0xD9	1.61	0xF5	2.24
0x44	0.77	0x60	1.19	0xDA	1.63		
0x45	0.78	0x61	1.20	0xDB	1.66		
0x46	0.80	0x62	1.22	0xDC	1.68		

Table 64: Source voltage V_{SRC} from SRC.DATA register value (lookup table)

1. V_{SRC} is measured below the V_{SRCLOW} threshold.

Copyright © 2026 e-peas SA

10. Typical Application Circuits

10.1. Example Circuit 1




Figure 16: Typical application circuit 1

Figure 16 shows a typical application circuit of the AEM11920.

- The harvester is an indoor PV cell which provides the maximum power when regulated to 80 % of the harvester open-circuit voltage. The default GPIO configuration is used for the source regulation:
  - R_{MPPT} = 80 %
  - $T_{MPPT,WAIT}$ = 465 ms
  - $T_{MPPT,PERIOD}$ = 29.79 s
- The application circuit must be supplied with 3.30 V:
  - LOAD_CFG[1:0] = HH
    - V_{LOAD} = 3.30 V

Copyright © 2026 e-peas SA

- The storage element is a Lithium-ion battery. The protection thresholds are configured as follows:
  - STO_CFG = H
    - V_{OVDIS} = 3.00 V
    - $V_{OVDIS,BUCK}$ = V_{LOAD}
    - V_{CHRDY} = 3.20 V
    - $V_{CHRDY,BUCK}$ = 3.50 V
    - V_{OVCH} = 4.15 V
    - $V_{OVCH,LOW}$ = V_{OVCH} - V_{HYST} = 4.11 V
- The 5 V charger is used with the overvoltage protection circuit.
- The temperature monitoring is not used:
  - TH_MON is connected to VINT.
  - TH_REF is left floating.
- The shipping mode is not used:
  - SHIP_MODE is connected to GND.
- The I²C interface is not used:
  - SCL and SDA are connected to GND.
  - IRQ is left floating.

Copyright © 2026 e-peas SA

10.2. Example Circuit 2




Figure 17: Typical application circuit 2

Figure 17 shows a typical application circuit of the AEM11921.

- The harvester is an indoor PV cell which provides the maximum power when regulated to 0.75 V. The I²C interface must be used to configure the constant voltage regulation mode.
- The storage element is a Lithium-ion Capacitor (LiC).
- The application circuit must be supplied with 2.20 V.
- The 5 V charger is used without overvoltage protection circuit:
  - 5V_MON is connected to GND.
  - 5V_EN is left floating.
  - Only R_{5VIN} and C_{5VIN} are connected with their recommended values (see Table 10) to slow down the rise time of the 5 V power supply.
- The temperature monitoring is used to protect the storage element from charging and discharging when temperature is outside the configured range (see Table 65) with the recommended R_{DIV} and R_{TH} (see Table 10).
- The average power monitoring (APM) is used on both SRC and LOAD with an IRQ flag when new APM data is available (see Table 65).
- The shipping mode is not used:
  - SHIP_MODE is connected to GND.

Copyright © 2026 e-peas SA

To configure the AEM11921 through I²C:

- The I²C bus is supplied with LOAD.
- SCL and SDA are pulled-up to LOAD with 1 kΩ resistors and connected to the application circuit.
- IRQ is connected to the application circuit.
- The I²C registers are configured with the configurations described in Table 65. The unmodified registers will be configured with their reset values (see Table 17).

Address	Register name	Value	Description
0x01	SRCREGU	0x30	Constant voltage mode $V_{SRC,REG}$ = 0.75 V
0x02	VOVDIS	0x04	V_{OVDIS} = 2.50 V
0x03	VCHRDY	0x04	V_{CHRDY} = 2.60 V
0x04	VOVCH	0x16	V_{OVCH} = 3.80 V
0x07	BUCKCFG	0x01	Buck converter output enable V_{LOAD} = 2.20 V
0x08	VCHRDYBUCK	0x04	$V_{CHRDY,BUCK}$ = 2.60 V
0x0A	TEMPCOLDCH	0xC6	Minimum -20°C for charge.
0x0B	TEMPHOTCH	0x1B	Maximum +65°C for charge.
0x0C	TEMPCOLDDIS	0xC6	Minimum -20°C for discharge.
0x0D	TEMPHOTDIS	0x1B	Maximum +65°C for discharge.
0x0E	TEMPPROTECT	0x0D	Thermal protection enabled. Temperature hysteresis = 6 ADC steps (23.4 mV).
0x0F	APM	0x03	SRC APM enabled. LOAD APM enabled.
0x10	IRQEN0	0x61	I2CRDY IRQ flag enabled. TEMPCH IRQ flag enabled. TEMPDIS IRQ flag enabled.
0x11	IRQEN1	0x18	TEMPDONE IRQ flag enabled. APMDONE IRQ flag enabled.
0x12	CTRL	0x01	Write this register after writing the others to load the I²C new register configuration.

Table 65: Typical application circuit 2 I²C configurations

Copyright © 2026 e-peas SA

11. Circuit Behavior

11.1. Startup from SRC

11.1.1. Configuration

- SRC: 2.00 V voltage source with a 3.6 kΩ resistor in series:
  - V_{OC} = 2.00 V
  - V_{MPP} = 1.60 V with R_{MPPT} = 80 % (SRC regulation mode is MPPT)
  - I_{SRC} = 111 µA
  - $T_{MPPT,PERIOD}$ = 29.79 s
  - $T_{MPPT,WAIT}$ = 465 ms
- L_{BOOST} = 22 µH
- The 5 V charger is not used:
  - 5V_IN and 5V_EN are left floating
  - 5V_MON is connected to GND
- STO: 1 mF electrolytic capacitor charged at 2.80 V beforehand
- STO_CFG = H:
  - V_{OVDIS} = 3.00 V
  - V_{CHRDY} = 3.20 V
  - V_{OVCH} = 4.15 V
  - $V_{OVDIS,BUCK}$ = V_{LOAD}
  - $V_{CHRDY,BUCK}$ = 3.50 V
- LOAD_CFG[1:0] = HH:
  - V_{LOAD} = 3.30 V
- L_{BUCK} = 10 µH
- The thermal monitoring is not used:
  - TH_MON is connected to VINT
  - TH_REF is left floating
- The I²C communication is used:
  - The I2CRDY IRQ is the only enabled IRQ flag
- SHIP_MODE = L:
  - Shipping mode is disabled

Copyright © 2026 e-peas SA

11.1.2. Observations




Figure 18: Startup from SRC behavior

- The AEM1192x is initially in RESET STATE.
- Once the supply connected on SRC is switched on, the AEM1192x coldstarts. C_{INT} is charging until VINT reaches $V_{INT,CS}$. The AEM1192x switches then to SENSE STO STATE.
- In SENSE STO STATE, the AEM1192x measures V_{STO}, which is below V_{OVDIS}. It switches then directly to OVDIS STATE.
- In OVDIS STATE, the AEM1192x performs a first V_{OC} evaluation and charges the storage element connected to STO by harvesting the energy from the SRC. V_{SRC} is regulated at 80 % of V_{OC}, thanks to the MPPT module. VINT is supplied by SRC. Once V_{STO} reaches V_{OVDIS}, the AEM1192x switches to START STATE.
- In START STATE, the AEM1192x continues to charge the storage element connected to STO from the harvested energy on SRC. V_{SRC} remains regulated at 80 % of V_{OC} and the LOAD output remains disabled. VINT is now supplied by STO. Because the 5 V charger is not used, the AEM1192x waits for V_{STO} to reach V_{CHRDY} to switch to SUPPLY STATE.
- In SUPPLY STATE, the AEM1192x keeps charging the storage element from SRC. ST_STO pin is asserted.
- When V_{STO} reaches $V_{CHRDY,BUCK}$, the LOAD output is enabled, so that V_{LOAD} is regulated at 3.30 V. Now that V_{LOAD} is available, the I²C bus is supplied. The AEM1192x notifies the application MCU when the I²C communication is ready thanks to the I2CRDY flag through the IRQ pin. In this example, the IRQFLG0 register is not read by the application. The IRQ pin remains HIGH.
- Around 32 s on Figure 18, $T_{MPPT,PERIOD}$ has elapsed, the AEM1192x performs a second V_{OC} evaluation to adapt the SRC voltage regulation (V_{MPP}) if needed.
- Once V_{STO} reaches V_{OVCH}, the AEM1192x switches to SLEEP STATE.
- In SLEEP STATE, STO is fully charged, LOAD and VINT are still regulated. The AEM1192x stops harvesting energy from SRC.

Copyright © 2026 e-peas SA

11.2. Startup from 5V_IN

11.2.1. Configuration

- SRC: not used, left floating
- The 5 V charger is used without the overvoltage protection circuit:
  - 5 V voltage source connected to 5V_IN through R_{5VIN} and C_{5VIN}
  - 5V_EN is left floating and 5V_MON connected to GND
- STO: 5 F supercapacitor charged at 2.80 V beforehand
- STO_CFG = H:
  - V_{OVDIS} = 3.00 V
  - V_{CHRDY} = 3.20 V
  - V_{OVCH} = 4.15 V
  - $V_{OVDIS,BUCK}$ = V_{LOAD}
  - $V_{CHRDY,BUCK}$ = 3.50 V
- LOAD_CFG[1:0] = HH:
  - V_{LOAD} = 3.30 V
- L_{BUCK} = 10 µH
- The thermal monitoring is not used:
  - TH_MON is connected to VINT
  - TH_REF is left floating
- The I²C communication is used:
  - The I2CRDY IRQ is the only enabled IRQ flag
- SHIP_MODE = L:
  - Shipping mode is disabled

Copyright © 2026 e-peas SA

11.2.2. Observations




Figure 19: Startup from 5V_IN behavior

- The AEM1192x is initially in RESET STATE.
- Once the supply connected on 5V_IN is switched on, the AEM1192x coldstarts. C_{INT} is charging until VINT reaches $V_{INT,CS}$. The AEM1192x switches then to SENSE STO STATE.
- In SENSE STO STATE, the AEM1192x measures V_{STO}, which is below V_{OVDIS}. It switches then directly to OVDIS STATE.
- In OVDIS STATE, the AEM1192x charges the storage element connected to STO thanks to the 5 V charger with a current equal to $I_{5V,OVDIS,CC}$. VINT is supplied by 5V_IN. Once V_{STO} reaches V_{OVDIS}, the AEM1192x switches to START STATE.
- In START STATE, the 5 V charging current changes to $I_{5V,CC}$. Given that the 5 V charger is charging, the AEM1192x switches directly to SUPPLY STATE without waiting for V_{STO} to reach V_{CHRDY}.
- In SUPPLY STATE, the AEM1192x keeps charging the storage element from 5V_IN with $I_{5V,CC}$. ST_STO pin is asserted.
- Given that the 5 V charger is charging, the LOAD output is enabled when V_{STO} reaches $V_{OVDIS,BUCK}$. V_{LOAD} is then regulated at 3.30 V. Now that V_{LOAD} is available, the I²C bus is supplied. The AEM1192x notifies the application MCU when the I²C communication is ready thanks to the I2CRDY flag through the IRQ pin. In this example, the IRQFLG0 register is not read by the application. The IRQ pin remains HIGH.
- Once V_{STO} reaches V_{OVCH}, the AEM1192x switches to SLEEP STATE.
- In SLEEP STATE, STO is fully charged, LOAD and VINT are still regulated. The AEM1192x stops charging from 5V_IN.

Copyright © 2026 e-peas SA

11.3. Shutdown

11.3.1. Configuration

- SRC: 2.00 V voltage source with a 400 Ω resistor in series:
  - V_{OC} = 2.00 V
  - V_{MPP} = 1.60 V with R_{MPPT} = 80 % (SRC regulation mode is MPPT)
  - I_{SRC} = 1 mA
  - $T_{MPPT,PERIOD}$ = 29.79 s
  - $T_{MPPT,WAIT}$ = 465 ms
- L_{BOOST} = 22 µH
- The 5 V charger is not used:
  - 5V_IN and 5V_EN are left floating
  - 5V_MON is connected to GND
- STO: 10 mF electrolytic capacitor charged at 4.00 V beforehand
- STO_CFG = H:
  - V_{OVDIS} = 3.00 V
  - V_{CHRDY} = 3.20 V
  - V_{OVCH} = 4.15 V
  - $V_{OVDIS,BUCK}$ = V_{LOAD}
  - $V_{CHRDY,BUCK}$ = 3.50 V
- LOAD: 1 kΩ resistor installed between LOAD and GND
- LOAD_CFG[1:0] = HH:
  - V_{LOAD} = 3.30 V
  - I_{LOAD} = 3.30 mA
- L_{BUCK} = 10 µH
- The thermal monitoring is not used:
  - TH_MON is connected to VINT
  - TH_REF is left floating
- The I²C communication is used:
  - The LOADSHTDWN IRQ is the only enabled IRQ flag
- SHIP_MODE = L:
  - Shipping mode is disabled

Copyright © 2026 e-peas SA

11.3.2. Observations




Figure 20: Shutdown behavior

- The AEM1192x is initially in SUPPLY STATE. ST_STO is HIGH and VINT is supplied by STO. The harvested power on SRC is lower than the power drained on LOAD, so that the storage element connected to STO is discharging.
- When V_{STO} drops below $V_{OVDIS,BUCK}$, which is equal to V_{LOAD}, the AEM1192x waits for $T_{CRIT,LOAD}$ to rise the LOADSHTDWN IRQ flag, and for $T_{LOAD,DIS}$ to disable the LOAD output. During $T_{LOAD,DIS}$, V_{LOAD} is equal to V_{STO}. This is not due to the bypass feature as it is disabled, but to the fact that V_{STO} is below the LOAD regulation target.
- After this point, the AEM1192x continues to charge the storage element from the SRC.
- When V_{STO} drops below V_{OVDIS}, the AEM1192x waits for $T_{CRIT,ST}$ to set ST_STO LOW, and for $T_{CRIT,OVDIS}$ to switch to OVDIS STATE.
- In OVDIS STATE, VINT is supplied by SRC. Around 6.5 s, the power supply connected to SRC is switched off. The storage element connected to STO is no longer charging. The remaining energy stored in C_{SRC} is used to try to recharge VINT.
- When V_{INT} drops below $V_{INT,RESET}$, the AEM1192x switches to RESET STATE.
- In RESET STATE, the energy present on the storage element is preserved as the STO pin is set to high impedance.

Copyright © 2026 e-peas SA

11.4. Shipping Mode Ignore

11.4.1. Configuration

- SRC: not used, left floating
- The 5 V charger is not used:
  - 5V_IN and 5V_EN are left floating
  - 5V_MON is connected to GND
- STO: 10 mF electrolytic capacitor charged at 3.10 V beforehand
- STO_CFG = H:
  - V_{OVDIS} = 3.00 V
  - V_{CHRDY} = 3.20 V
  - V_{OVCH} = 4.15 V
  - $V_{OVDIS,BUCK}$ = V_{OVDIS}
  - $V_{CHRDY,BUCK}$ = 3.20 V
- LOAD: application circuit connected
- LOAD_CFG[1:0] = LH:
  - V_{LOAD} = 2.20 V
  - I_{LOAD} = 50 µA
- L_{BUCK} = 10 µH
- The thermal monitoring is not used:
  - TH_MON is connected to VINT
  - TH_REF is left floating
- The I²C communication is not used:
  - SCL and SDA are connected to GND
  - IRQ is left floating
- SHIP_MODE: used to coldstart the AEM1192x (see Figure 21 and Figure 22)

Copyright © 2026 e-peas SA

11.4.2. Observations

When using the AEM1192x SHIP_MODE pin to coldstart, if **the application circuit acts to stay out of the shipping mode**, the system behaves as follows:




Figure 21: SHIP_MODE ignore behavior with application circuit action

- The AEM1192x is initially in RESET STATE. The SHIP_MODE pin is HIGH to keep the AEM1192x in shipping mode.
- Around 1.5 s, the SHIP_MODE pin is manually forced LOW by the user to trigger the AEM1192x cold start from STO.
- When detecting SHIP_MODE LOW, the AEM1192x goes through the SENSE STO STATE, START STATE and switches directly to SUPPLY STATE given that the storage element voltage (V_{STO}) is already above V_{OVDIS} and $V_{OVDIS,BUCK}$.
- From this point, ST_STO pin is asserted, $T_{SHIP,IGNORE}$ is started, and the LOAD output is enabled and regulated to the configured V_{LOAD}. The application circuit is now supplied.
- Around 1.8 s, the SHIP_MODE pin is released by the user, thus rising back to its HIGH level (V_{STO}). The AEM1192x remains out of the shipping mode as long as $T_{SHIP,IGNORE}$ has not elapsed even if SHIP_MODE is back HIGH.
- Around 2.8 s, the application circuit pulls and maintains the AEM1192x SHIP_MODE pin LOW.
- At the end of $T_{SHIP,IGNORE}$, the AEM1192x resumes the monitoring of SHIP_MODE pin state. Given that SHIP_MODE pin is maintained LOW, the AEM1192x stays out of shipping mode.

Copyright © 2026 e-peas SA

When using the AEM1192x SHIP_MODE pin to coldstart, if **the application circuit does not act to stay out of the shipping mode**, the system behaves as follows:




Figure 22: SHIP_MODE ignore behavior without application circuit action

- The AEM1192x is initially in RESET STATE. The SHIP_MODE pin is HIGH to keep the AEM1192x in shipping mode.
- Around 1.3 s, the SHIP_MODE pin is manually forced LOW by the user to trigger the AEM1192x cold start from STO.
- When detecting SHIP_MODE LOW, the AEM1192x goes through the SENSE STO STATE, START STATE and switches directly to SUPPLY STATE given that the storage element voltage (V_{STO}) is already above V_{OVDIS} and $V_{OVDIS,BUCK}$.
- From this point, ST_STO pin is asserted, $T_{SHIP,IGNORE}$ is started, and the LOAD output is enabled and regulated to the configured V_{LOAD}. The application circuit is now supplied.
- Around 2.1 s, the SHIP_MODE pin is released by the user, thus rising back to its HIGH level (V_{STO}). The AEM1192x remains out of the shipping mode as long as $T_{SHIP,IGNORE}$ has not elapsed even if SHIP_MODE is back HIGH.
- This time, unlike the previous behavior with the application circuit forcing SHIP_MODE pin LOW, the application circuit never pulls the AEM1192x SHIP_MODE pin back LOW.
- At the end of $T_{SHIP,IGNORE}$, the AEM1192x resumes the monitoring of SHIP_MODE pin state. Given that SHIP_MODE pin is back HIGH, the AEM1192x returns in RESET STATE due to the shipping mode. VINT and LOAD are no longer supplied.

Copyright © 2026 e-peas SA

11.5. 5 V Charger Overvoltage Protection

11.5.1. Configuration

- SRC: not used, left floating
- The 5 V charger is used with the overvoltage protection circuit, as explained in Section 5.7.2 (external PSU named 5V_EXT).
- STO: 5 F supercapacitor charged at 3.00 V beforehand
- STO_CFG = H:
  - V_{OVDIS} = 3.00 V
  - V_{CHRDY} = 3.20 V
  - V_{OVCH} = 4.15 V
- LOAD_CFG[1:0] = LL:
  - The LOAD output is disabled
- The thermal monitoring is not used:
  - TH_MON is connected to VINT
  - TH_REF is left floating
- The I²C communication is not used:
  - SCL and SDA are connected to GND
  - IRQ is left floating
- SHIP_MODE = L:
  - Shipping mode is disabled

Copyright © 2026 e-peas SA

11.5.2. Observations




Figure 23: 5 V charger overvoltage protection behavior

- The AEM1192x is initially in RESET STATE.
- When the 5V_EXT supply connected on the 5 V charger protection circuit input is switched on, the AEM1192x detects through the 5V_MON pin that a suitable power supply is connected. The AEM1192x coldstarts from the storage element connected to STO.
- When V_{INT} reaches $V_{INT,CS}$, the AEM1192x goes through the SENSE STO STATE and START STATE. The power path between the 5V_EXT power supply and 5V_IN is enabled thanks to the 5V_EN pin, as explained in Section 5.7.2.
- Given that the storage element voltage (V_{STO}) is already above V_{OVDIS} and the 5 V charger is charging, the AEM1192x switches directly to SUPPLY STATE.
- In SUPPLY STATE, ST_STO is asserted and the AEM1192x charges the storage element connected to STO thanks to its 5 V charger. The 5V_EXT power supply voltage is continuously monitored through 5V_MON.
- Around 8.5 s, the voltage on the 5V_EXT power supply rises up to 10 V, which is higher than the maximum sustainable 5V_IN voltage. The AEM1192x directly detects this overvoltage due to 5V_MON voltage rising above $V_{5V_MON,OVP}$. The overvoltage protection circuit is triggered through 5V_EN to protect the AEM1192x. VINT remain supplied by STO.
- Around 15.1 s, the 5V_EXT power supply voltage drops back to 5 V, meaning that 5V_MON voltage is back below $V_{5V_MON,OVP}$. The AEM1192x sets 5V_EN HIGH to resume the storage element charge with the 5 V charger.
- Around 21 s, the 5V_EXT power supply is disconnected. VINT remain supplied by STO.

Copyright © 2026 e-peas SA

11.6. Buck Converter Bypass Mode

11.6.1. Configuration

- SRC: 2.00 V voltage source with a 600 Ω resistor in series:
  - V_{OC} = 2.00 V
  - V_{MPP} = 1.60 V with R_{MPPT} = 80 % (SRC regulation mode is MPPT)
  - I_{SRC} = 667 µA
  - $T_{MPPT,PERIOD}$ = 29.79 s
  - $T_{MPPT,WAIT}$ = 465 ms
- L_{BOOST} = 22 µH
- The 5 V charger is not used:
  - 5V_IN and 5V_EN are left floating
  - 5V_MON is connected to GND
- STO: 1 mF electrolytic capacitor charged at 3.00 V beforehand
  - V_{OVDIS} = 2.80 V
  - V_{CHRDY} = 3.20 V
  - V_{OVCH} = 4.15 V
  - $V_{OVDIS,BUCK}$ = V_{LOAD}
  - $V_{CHRDY,BUCK}$ = 3.50 V
- LOAD: 15 kΩ resistor installed between LOAD and GND
- LOAD_CFG[1:0] = HH:
  - V_{LOAD} = 3.30 V
  - I_{LOAD} = 220 µA
- L_{BUCK} = 10 µH
- The thermal monitoring is not used:
  - TH_MON is connected to VINT
  - TH_REF is left floating
- The I²C communication is used to configure the storage element thresholds and BUCKCFG.BYPASSEN field
- SHIP_MODE = L:
  - Shipping mode is disabled

Copyright © 2026 e-peas SA

11.6.2. Observations

When using the AEM1192x LOAD output **without bypass mode**, the system behaves as follows:




Figure 24: LOAD behavior without bypass mode

- The AEM1192x is initially in START STATE. ST_STO is LOW and the storage element voltage is above V_{OVDIS}.
- Around 2.1 s, the SRC is connected to charge the storage element connected to STO. When V_{STO} reaches V_{CHRDY}, the AEM1192x switches to SUPPLY STATE, ST_STO is asserted.
- When V_{STO} reaches $V_{CHRDY,BUCK}$, the LOAD output is enabled and regulated to the configured V_{LOAD}.
- Around 5.3 s, the storage element charge is stopped, so the storage element is discharging due to the LOAD output current.
- Given that the buck converter bypass mode is disabled, when V_{STO} drops below $V_{OVDIS,BUCK}$, which is equal to V_{LOAD}, $T_{LOAD,DIS}$ timer is started. During $T_{LOAD,DIS}$, V_{LOAD} is equal to V_{STO}. This is not due to the bypass feature as it is disabled, but to the fact that V_{STO} is below the LOAD regulation target.
- Around 8.5 s, the storage element is charged again, so V_{STO} rises again.
- When $T_{LOAD,DIS}$ elapses, the LOAD output is disabled, even if STO is charging again and reaching back $V_{OVDIS,BUCK}$.

Copyright © 2026 e-peas SA

When using the AEM1192x LOAD output **with bypass mode**, the system behaves as follows:




Figure 25: LOAD behavior with bypass mode

- The AEM1192x is initially in START STATE. ST_STO is LOW and the storage element voltage is above V_{OVDIS}.
- Around 2.1 s, the SRC is connected to charge the storage element connected to STO. When V_{STO} reaches V_{CHRDY}, the AEM1192x switches to SUPPLY STATE, ST_STO is asserted.
- When V_{STO} reaches $V_{CHRDY,BUCK}$, the LOAD output is enabled and regulated to the configured V_{LOAD}.
- Around 4.2 s, the storage element charge is stopped, so the storage element is discharging due to the LOAD output current.
- Given that the buck converter bypass mode is enabled, when V_{STO} drops below $V_{OVDIS,BUCK}$ for more than $T_{LOAD,DIS}$, the AEM1192x does not disable its LOAD output. LOAD is shorted to STO as long as the AEM1192x remains in SUPPLY STATE and V_{STO} remains below $V_{OVDIS,BUCK}$.
- Around 14 s, V_{STO} drops below V_{OVDIS}. At this moment, $T_{LOAD,DIS}$ and $T_{CRIT,OVDIS}$ are started.
- When the timers elapse, the LOAD output is disabled and the AEM1192x switches to OVDIS STATE.

Copyright © 2026 e-peas SA

12. Minimum BOM




Figure 26: Schematic

Designator		Description	Qty	Manufact.	Part Number
Mandatory	U1	AEM11920 or AEM11921	1	e-peas	order at sales@e-peas.com
	Storage Element	Min. voltage 1.80 V Max. voltage 5.00 V	1	To be defined by the user.	
	CINT	Ceramic capacitor 10 µF, 6.3 V, 20 %, X5R, 0402	1	Murata	GRM155R60J106ME
	CSTO[1]	Ceramic capacitor 47 µF 6.3 V 20 % X5R, 0603	1	Murata	GRM188R60J476ME
	CSRC	Ceramic capacitor 10 µF, 10 V, 20 %, X5R, 0603	1	Murata	GRM188R61A106ME
	LBOOST	Power Inductor 22 µH - 0.83 A	1	Coilcraft	LPS4018-223MR
Optional	LBUCK	Power inductor 10 µH	1	TDK	VLS252012CX-100M-1
	CLOAD	Ceramic capacitor 22 µF, 10 V, 20 %, X5R, 0603	1	Murata	GRM188R61A226ME
	C5VIN	Ceramic capacitor 47 µF 6.3 V 20 % X5R, 0603	1	Murata	GRM188R60J476ME
	R5VIN	Resistor 1 Ω	1	Vishay	CRCW08051R00FK
	Q1	Power MOSFET, P channel	1	Diodes Inc.	DMG2305UX
	Q2	Power MOSFET, N channel	1	Diodes Inc.	BSS138-7-F
	R5VPU	Resistor 1 kΩ	1	Multicomp	MCWR06X1001FTL
	R5VDIV1	Resistor 44.2 kΩ	1	Yageo	RC0402FR-0744K2L
	R5VDIV2	Resistor 10 kΩ	1	Yageo	RC0402FR-0710KL
	RSCL	Resistor 1 kΩ	1	Multicomp	MCWR06X1001FTL
	RSDA	Resistor 1 kΩ	1	Multicomp	MCWR06X1001FTL
	RDIV	Resistor 22 kΩ	1	Yageo	RC0402FR-0722KL
	RTH	10 kΩ NTC thermistor	1	Murata	NCP15XH103J03RC

Table 66: Minimum BOM

1. Recommended CSTO for optimal efficiency, particularly with high-ESR storage elements. If using a smaller value, ensure it meets the minimum requirement (see Table 10).

Copyright © 2026 e-peas SA

13. Layout

13.1. Guidelines

Figure 27 shows an example of PCB layout with AEM1192x.

The following guidelines must be applied for best performances:

- Make sure that ground and power signals are routed with large tracks. If an internal ground plane is used, place vias as close as possible to the components, especially for decoupling capacitors.
- Reactive components related to the boost converter and the buck converter must be placed as close as possible to the corresponding pins (SWBOOST, SRC, SWBUCK, LOAD and STO), and be routed with large tracks/polygons.
- Keep distance between inductors to avoid magnetic coupling.
- PCB track capacitance must be reduced as much as possible on the boost and buck converters switching nodes SWBOOST and SWBUCK. This is done as follows:
  - Keep the connection between the SWBOOST / SWBUCK pins and their corresponding inductors short.
  - Remove the ground and power planes under the SWBOOST / SWBUCK nodes. The polygon on the opposite external layer may also be removed.
  - Increase the distance between SWBOOST / SWBUCK and the ground polygon on the external PCB layer where the AEM1192x is mounted.
- PCB track capacitance must be reduced as much as possible on the TH_REF node. Same principle as for SWBOOST may be applied.

13.2. Example




Figure 27: Layout example

Copyright © 2026 e-peas SA

13.3. Thermal Considerations

The junction temperature of the device depends directly on the power dissipated within the IC and the thermal characteristics of the PCB assembly.

13.3.1. Power Dissipation Calculation

When operating as a linear regulator, the power dissipated by the AEM1192x is primarily determined by the voltage drop across the IC and the output current.

A first-order estimation of the power dissipation is given by:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

For a more accurate estimation, include the quiescent current and internal losses by considering the total input power versus output power:

$$P_D = (V_{IN} \times I_{IN}) - (V_{OUT} \times I_{OUT})$$

Where:

PD = Total power dissipated by the AEM1192x (W)

VIN and IIN = Input voltage (V) and input current (A)

VOUT and IOUT = Output voltage (V) and output current (A)

13.3.2. Junction Temperature Estimation

The steady-state junction temperature can be estimated using the following relationship:

$$T_J = T_A + (P_D \times \theta JA)$$

Where:

TJ = Junction temperature (°C)

TA = Ambient temperature (°C)

PD = Total power dissipated by the AEM1192x (W), as explained in Section 13.3.1

θJA = Effective junction-to-ambient thermal resistance of the PCB assembly (°C/W)

The effective junction-to-ambient thermal resistance is heavily dependent on the PCB design and application environment. Parameters such as PCB copper area, number of layers, copper thickness, thermal via array, component placement, and local airflow significantly influence overall thermal performance. Consequently, the effective θJA may vary considerably between different applications and PCB implementations.

Users are strongly encouraged to characterize the effective thermal resistance (θJA,eff) of their own PCB assembly under representative operating conditions. This can be achieved by measuring or estimating the junction temperature at thermal equilibrium for a known power dissipation:

$$\theta JA,eff = \frac{(T_J - T_A)}{P_D}$$

Once characterized, this value can be used to accurately estimate junction temperatures under other operating scenarios within the same application.

Copyright © 2026 e-peas SA

13.3.3. Thermal Operating Limits

Thermal performance should always be verified under worst-case operating conditions accounting for:

- Maximum input voltage
- Minimum output voltage
- Maximum output current
- Maximum ambient temperature
- Actual PCB layout and system cooling capabilities
- Worst-case duty cycles or transient modes

The junction temperature must remain below the maximum specified operating limit under all operating conditions (see Table 10). Always maintain an adequate thermal margin to ensure long-term device reliability.

Copyright © 2026 e-peas SA

14. Package Information

14.1. Moisture Sensitivity Level

Package	Parameter	Value
QFN 20-pin 3 x 3 mm	Moisture Sensitivity Level (MSL)[1]	Level 1

Table 67: Moisture sensitivity level

1. According to JEDEC 22-A113 standard.

14.2. RoHS Compliance

e-peas product complies with RoHS requirement.

e-peas defines “RoHS” to mean that semiconductor end-products are compliant with RoHS regulation for all 10 RoHS substances.

This applies to silicon, die attached adhesive, gold wire bonding, lead frames, mold compound, and lead finish (pure tin).

14.3. REACH Compliance

The component and elements used by e-peas subcontractors to manufacture e-peas PMICs and devices are REACH compliant. For more detailed information, please contact e-peas sales team.

Copyright © 2026 e-peas SA

14.4. Package Dimensions




Figure 28: QFN 20-pin 3 x 3 mm drawing (all dimensions in mm)

Copyright © 2026 e-peas SA

14.5. Board Layout




Figure 29: Recommended layout for QFN 20-pin (all dimensions in mm)

Copyright © 2026 e-peas SA

15. Glossary

Symbol	Description
C_{5VIN}	Decoupling capacitor on the 5V_IN pin.
C_{INT}	Decoupling capacitor on the VINT pin.
C_{iss}	Total input capacitance of a MOSFET.
C_{LOAD}	Decoupling capacitor on the LOAD pin.
C_{SRC}	Decoupling capacitor on the SRC pin.
C_{STO}	Decoupling capacitor on the STO pin.
$I_{5V,CC}$	Current provided to the storage element from the 5 V charger (5V_IN) when in constant current mode and $V_{STO} > V_{OVDIS}$.
$I_{5V,CV,MIN}$	Termination current from which the 5 V charger (5V_IN) stops to charge the storage element in constant voltage mode.
$I_{5V,OVDIS,CC}$	Current provided to the storage element from the 5 V charger (5V_IN) when in constant current mode and $V_{STO} < V_{OVDIS}$.
I_{LOAD}	Current provided from the buck converter output (LOAD).
$I_{LOAD,MAX}$	Maximum current provided from the buck converter output (LOAD).
$I_{Q,RESET}$	AEM1192x internal quiescent current drawn on STO in RESET STATE.
$I_{Q,SHIP}$	AEM1192x internal quiescent current drawn on STO in shipping mode.
$I_{Q,SLEEP}$	AEM1192x internal quiescent current drawn on STO in SLEEP STATE.
$I_{Q,SUPPLY}$	AEM1192x internal quiescent current drawn on STO in SUPPLY STATE.
I_{SRC}	Current extracted from the harvester connected on the SRC.
$I_{SRC,MAX}$	Maximum current extracted from the harvester connected on the SRC.
L_{BOOST}	Boost converter inductor.
L_{BUCK}	Buck converter inductor.
$P_{SRC,CS}$	Minimum power required on SRC to coldstart the AEM1192x.
Q_1	5 V charger overvoltage protection circuit PMOS.
Q_2	5 V charger overvoltage protection circuit NMOS.
R_{5VDIV1}, R_{5VDIV2}	5 V charger overvoltage protection circuit voltage divider resistors.
R_{5VIN}	Resistor creating a RC filter with C_{5VIN} on 5V_IN pin.
R_{5VPU}	5 V charger overvoltage protection circuit pull-up resistor.
R_{DIV}	Resistor creating with R_{TH} a resistive voltage divider connected to TH_MON. Used for thermal monitoring.
$R_{DS(ON)}$	Drain-to-Source On-Resistance of a MOSFET.
R_{MPPT}	Ratio between the source regulation voltage (V_{MPP}) and the open-circuit voltage (V_{OC}).
R_{SCL}, R_{SDA}	Pull-up resistors used for the I²C communication bus.
$R_{SRC,BLEED}$	Internal load connected between the SRC and GND if enabled.
R_{TH}	Thermistor creating with R_{DIV} a resistive voltage divider connected to TH_MON. Used for thermal monitoring.
$T_{5V,MON}$	5V_IN monitoring rate when the 5 V charger is not charging.
$T_{APM,WINDOW}$	Average Power Monitoring (APM) time window (AEM11921 only).
$T_{CRIT,LOAD}$	Delay triggered when V_{STO} drops below $V_{OVDIS,BUCK}$ or when the temperature exits the discharge temperature range. The AEM1192x sets IRQFLG0.LOADSHTDWN register field HIGH if V_{STO} remains below $V_{OVDIS,BUCK}$ or if the temperature remains outside of the range once $T_{CRIT,LOAD}$ elapses (see Section 5.3)

Table 68: Glossary (part 1)

Copyright © 2026 e-peas SA

Symbol	Description
$T_{CRIT,OVDIS}$	Delay triggered when V_{STO} drops below V_{OVDIS}. The AEM1192x switches to OVDIS STATE once $T_{CRIT,OVDIS}$ elapses (see Section 5.10).
$T_{CRIT,ST}$	Delay triggered when V_{STO} drops below V_{OVDIS}. The AEM1192x sets ST_STO LOW if V_{STO} remains below V_{OVDIS} once $T_{CRIT,ST}$ elapses (see Section 5.10)
$T_{GPIO,MON}$	GPIO monitoring rate.
$T_{LOAD,DIS}$	Delay triggered when V_{STO} drops below $V_{OVDIS,BUCK}$ or when the temperature exits the discharge temperature range. The AEM1192x disables its LOAD output once $T_{LOAD,DIS}$ elapses (see Section 5.3).
$T_{MPPT,MEASURE}$	Duration of V_{OC} measurement during MPP evaluations.
$T_{MPPT,WAIT}$	Time interval during which the AEM1192x stops extracting power from the harvester and allows the source voltage to rise to V_{OC}.
$T_{MPPT,PERIOD}$	Period between two MPP evaluations.
$T_{SHIP,IGNORE}$	Time interval during which the AEM1192x ignores the SHIP_MODE pin state.
$T_{STO,MON}$	Storage element voltage monitoring rate.
$T_{TEMP,MON}$	Thermal monitoring rate.
V_{5V_IN}	Voltage on the 5V_IN pin.
$V_{5V_MON,OVP}$	5V_MON pin voltage above which the 5 V charger overvoltage protection (OVP) circuit is triggered.
V_{CHRDY}	Storage element charge-ready protection threshold (see Section 5.4).
$V_{CHRDY,BUCK}$	Storage element charge-ready buck protection threshold (see Section 5.4).
$V_{GS(TH)}$	Gate-to-Source Threshold Voltage of a MOSFET.
V_{HYST}	Storage element overcharge hysteresis (see Section 5.4).
V_{INT}	Voltage on the VINT pin.
$V_{INT,CS}$	Minimum voltage on VINT for the AEM1192x to switch from RESET STATE to SENSE STO STATE.
$V_{INT,RESET}$	Minimum voltage on VINT before switching to RESET STATE from any other state.
V_{LOAD}	Voltage on the LOAD pin.
V_{MPP}	Target regulation voltage on SRC in MPPT ratio regulation mode ($V_{MPP} = V_{OC} \times R_{MPPT}$).
V_{OC}	Harvester open-circuit voltage.
V_{OVCH}	Storage element overcharge protection threshold (see Section 5.4).
$V_{OVCH,LOW}$	Storage element overcharge low protection threshold (see Section 5.4).
V_{OVDIS}	Storage element overdischarge protection threshold (see Section 5.4).
$V_{OVDIS,BUCK}$	Storage element overdischarge buck protection threshold (see Section 5.4).
V_{SRC}	Voltage on the SRC pin.
$V_{SRC,CS}$	Minimum voltage required on the SRC pin to coldstart the AEM1192x.
V_{SRCLOW}	V_{SRC} below which the AEM1192x switches to SLEEP STATE.
$V_{SRC,REG}$	Target regulation voltage on SRC in constant voltage regulation mode.
V_{STO}	Voltage on the STO pin.

Table 68: Glossary (part 2)

Copyright © 2026 e-peas SA

16. Revision History

Revision	Date	Description
1.0	November, 2026	Initial release

Table 69: Revision history

Copyright © 2026 e-peas SA