

EiceDRIVER™ 2EDL6014AC-G2D

120 V, 4 A, junction-isolated, dual channel floating output gate driver IC

Features


- Junction isolated dual-channel floating output driver
- 4 A source / 6 A sink output current capability
- Driver output current starving to limit the inrush current during system startup
- 120 V absolute maximum voltage on VDDA and VDDB
- 3.3 V and 5 V compliant input pins
- -5 A output pin reverse current capability
- -12 V absolute maximum negative voltage on GNDA/GNDB
- 4 V to 16 V gate supply voltage operating range
- UVLO for VDDA and VDDB
- 20 ns typical propagation delay
- 1 ns typical delay matching
- Support operating frequency up to 2 MHz
- >0.5 mm creepage between high voltage domain and low voltage domain
- Specified from -40 °C to 125 °C operating junction temperature range
- Universal application: dual high-side, dual low-side and half-bridge driver
- Offered in QFN-11 (2.2 x 2.2) with exposed thermal pad
- Lead free RoHS compliant package

Potential applications

- Intermediate bus converters for AI servers
- 48 V/54 V down conversion for data center and telecom
- 3 or multi-level buck converters
- Switched capacitor converters
- Motor drive and humanoid robotics

Product validation


Qualified for industrial applications according to the relevant tests of JEDEC47/20/22



Description

The 2EDL6014AC-G2D gate driver is designed to drive dual high-side, dual low-side or half-bridge MOSFETs. It offers two completely floating outputs gate drivers, especially useful for switched-capacitor and multi-level topologies. The floating high-side drivers are capable of driving a high-side MOSFET operating up to 120 V voltage. It provides full 4 A source and 6 A sink current driving capability. The inputs of the driver are 3.3 V and 5 V logic compatible. 2EDL6014AC, with separate INA and INB input pins, allows controlling the two channels independently, while adding deglitch filtering for higher noise immunity. The input stage can be directly connected to the microcontroller ground for maximizing signal integrity. Undervoltage lockout (UVLO) on the two floating output supplies forces the corresponding outputs low in case of insufficient supply. It is available in WQFN-11 pins 2.2 mm x 2.2 mm package.

Typical application diagram



Device information

Part number	Package	Body size
2EDL6014AC-G2D	PG-WQFN-11-1	2.2 mm x 2.2 mm

Table of contents

	Table of contents	2
1	Block diagram	3
2	Pin configuration	4
3	Functional description	5
4	General product characteristics	8
4.1	Absolute maximum ratings	8
4.2	ESD ratings	9
4.3	Recommended operating conditions	9
4.4	Thermal characteristics	10
4.5	Electrical characteristics	11
4.6	Switching characteristics	14
5	Typical characteristics	16
6	Application information	18
6.1	Typical application	18
6.2	Design guidelines	18
6.2.1	Selection of bootstrap capacitor	19
6.2.2	Selection of bypass capacitor	20
6.2.3	Selection of bootstrap resistor	21
6.2.4	Selection of external bootstrap diode	21
6.2.5	Selection of gate resistor	21
6.3	PCB layout guidelines	22
7	Package information	24
7.1	Ordering information	24
7.2	Outline dimensions	24
7.3	Footprint dimensions	25
7.4	Tape and reel	26
8	Revision history	27
	Disclaimer	28

1 Block diagram

1 Block diagram




Figure 1 **Block diagram of 2EDL6014AC-G2D**

2 Pin configuration

2 Pin configuration




Figure 2 2EDL6014AC-G2D WQFN-11 2.2 x 2.2 (top view)

Table 1 Pin description of 2EDL6014AC-G2D

Pin name	Pin #	Function
INA	1	Input control for channel A.
STA	2	Adjustable pull-up strength of channel A. When the STA pin is low, only a fraction of the output pull-up stage in channel A is enabled. When the STA pin is high, the full output stage is enabled. The reduced pull-up current and full pull-up current are described in electrical characteristic table.
INB	3	Input control for channel B.
GNDB	4	Ground for output channel B. Kelvin-connect GNDB to the corresponding MOSFET source pin for high noise immunity.
OUTB	5	Driver source and sink current output for channel B.
VDDB	6	Driver supply for output channel B. An external capacitor must be tied between this pin and GNDB and placed as close to the IC as possible
GNDI	7	Chip ground (ground of the input control)
VDDI	8	Supply voltage for the input side. An external capacitor must be tied between this pin and GND and placed as close to the IC as possible.
VDDA	9	Driver supply for output channel A. An external capacitor must be tied between this pin and the GNDA pin and placed as close to the IC as possible.
OUTA	10	Driver source and sink current output for channel A.
GNDA	11	Ground for output channel A. Kelvin-connect GNDA to the corresponding MOSFET source pin for high noise immunity.
EP	-	Exposed thermal pad. The exposed thermal pad must be connected to GNDI. The exposed thermal pad must be soldered properly for rated thermal performance.

3 Functional description

3 Functional description

The 2EDL6014AC-G2D gate driver is designed to drive two high-side MOSFETs. It offers two completely floating outputs gate drivers, especially useful for switched-capacitor and multi-level topologies. The floating high-side drivers are capable of driving a high-side MOSFET operating up to 120 V voltage. It provides full 4 A source and 6 A sink current driving capability. The inputs of the driver are 3.3 V and 5 V logic compatible. 2EDL6014AC, with separate INA and INB input pins, allows controlling the two channels independently. The input stage can be directly connected to the microcontroller ground for maximizing signal integrity. Undervoltage lockout (UVLO) on the input supply and on the two floating output supplies forces the corresponding outputs low in case of insufficient supply. It is available in WQFN-11 pins 2.2 mm x 2.2 mm package.

The following sections describe the key functionalities.

Supply voltage

The absolute maximum supply voltage ($V_{DDA-GNDA}$ and $V_{DDB-GNDB}$) is 17 V. The minimum operating supply voltage is set by the UVLO function of V_{DDA} and V_{DDB} . This lockout function protects power MOSFETs from running into linear mode with subsequent high power dissipation. If VDDI supply is present, the peak voltage of INA, INB and STA must be lower than or equal to VDDI. Hence, it is recommended to share the same power supply for VDDI and the digital controller.

Input stage

The 2EDL6014AC-G2D device responds independently to the two inputs signals (INA and INB) according to the following truth table.

Table 2 Truth table

INA	INB	OUTA	OUTB
L	L	L	L
H	L	H	L
L	H	L	H
H	H	H	H

The input pull-down resistance has a value of 200 kΩ typical.

Driver outputs

The strong 4 A source and 6 A sink current capability of both the low-side and high-side output allows for faster switching of the power MOSFETs thus leading to lower switching losses. The ultra-low pull-down resistances keep the gate of the power MOSFETs off during fast transient events thus avoiding dV/dt induced turn-on. The output stage is implemented using a PMOS for the pull-up and NMOS for the pull-down.

Adjustable pull-up strength function of channel A output

The pull-up output stage of channel A driver is split into fraction M and fraction N. For hybrid switch capacitor converter (HSC) design, it is recommended to connect power good signal to the STA pin. The INA input (PWM) turns ON only the fraction M of the pull-up output stage of channel A, when STA pin is set to low. This slows down the turn-on of the output device during system startup, which limits the inrush current flowing into the flying capacitor. When the system startup is finished, the digital controller asserts a high level power good signal, which sets the STA pin to high. For the next cycle, the whole (M+N) pull-up transistor is turned ON whenever INA is high. If the adjustable pull-up strength function is not used, please pull up the STA pin to VDDI.

3 Functional description




Figure 3 Adjustable pull-up strength block diagram




Figure 4 Adjustable pull-up strength signal timing

Under voltage lockout (UVLO)

The UVLO function ensures that the output can be switched to its high level only if the supply voltage exceeds the UVLO rising threshold voltage. Thus it ensures that the power MOSFET is not switched on if the driving voltage is too low to completely switch on the device, thereby avoiding excessive power dissipation. The UVLO level is set to a typical value of 3.82 V with 0.17 V hysteresis for supply voltage ($V_{DDA-GNDA}$ and $V_{DDB-GNDB}$).

Minimum input pulse

The device responds to input level according to the truth table in input control section as long as the logic signal complies with the minimum pulse width requirement. A signal pulse longer than the minimum allowable input pulse width gives a valid output. Any output in response to shorter pulses or glitches should be disregarded and filtered out by the user. Under all allowable operation above input minimum pulse width of 10 ns, the output behaves one to one to the input with minimal pulse width distortion.


3 Functional description

Figure 5 Minimum input pulse width: input-output on-time transfer function

4 General product characteristics

4 General product characteristics

4.1 Absolute maximum ratings

Table 3 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. All voltage parameters are referenced to GNDI unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
VDDI input supply voltage	V_{DDI}	-0.3	–	6	V	
Floating output supply voltage	$V_{DDA-GNDA}, V_{DDB-GNDB}$	-0.3	–	17	V	Referenced to V_{GNDA} and V_{GNDB}
VDDA and VDDB voltage	V_{DDA}, V_{DDB}	-0.3	–	120	V	25 °C to 150 °C ¹⁾
VDDA and VDDB voltage	V_{DDA}, V_{DDB}	-0.3	–	105	V	-40 °C to 150 °C ¹⁾
GNDA and GNDB voltage	V_{GNDA}, V_{GNDB}	-5	–	$V_{DDA} + 0.3$ $V_{DDB} + 0.3$	V	
GNDA and GNDB voltage (Repetitive pulse)	V_{GNDA}, V_{GNDB}	$V_{DDA} - 17$ $V_{DDB} - 17$	–	$V_{DDA} + 0.3$ $V_{DDB} + 0.3$	V	< 100 ns ²⁾
INA, INB and STA input voltage	$V_{INA}, V_{INB}, V_{STA}$	-0.3		$V_{DDI} + 0.3$	V	The max voltage of INA, INB and STARVE must be less than or equal to VDDI voltage.
Output voltage on OUTA	V_{OUTA}	$V_{GNDA} - 0.3$	–	$V_{DDA} + 0.3$	V	Referenced to V_{GNDA}
Output voltage on OUTA (Repetitive pulse)	V_{OUTA}	$V_{GNDA} - 2$	–	$V_{DDA} + 0.3$	V	Referenced to V_{GNDA} , < 100 ns ²⁾
Output voltage on OUTB	V_{OUTB}	$V_{GNDB} - 0.3$	–	$V_{DDB} + 0.3$	V	Referenced to V_{GNDB}
Output voltage on OUTB (Repetitive pulse)	V_{OUTB}	$V_{GNDB} - 2$	–	$V_{DDB} + 0.3$	V	Referenced to V_{GNDB} , < 100 ns ²⁾

(table continues...)

4 General product characteristics

Table 3 (continued) Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. All voltage parameters are referenced to GNDI unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Peak reverse current on OUTA and OUTB	I_{OR}	–	–	5	A	2) 3)
Operating junction temperature	T_J	–40	–	150	°C	
Storage temperature	T_S	–55	–	150	°C	

- 1) Verified with VDDI supplied within the recommended operating voltage range.
 2) Not subject to production test. Verified by design/characterization.
 3) For < 500 ns pulses.

4.2 ESD ratings

Table 4 ESD ratings

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
HBM	V_{ESD_HBM} 1)	–1	–	1	kV	According to ANSI/ESDA/JEDEC specification JS-001
CDM	V_{ESD_CDM}	–500	–	500	V	According to ANSI/ESDA/JEDEC specification JS-002

- 1) Pin VDDB is rated at 750 V HBM

4.3 Recommended operating conditions

Table 5 Recommended Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the device. All voltage parameters are referenced to V_{GND} unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
VDDI supply voltage	V_{DDI}	2.97	3.3	5.5	V	

(table continues...)

4 General product characteristics

Table 5 (continued) Recommended Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the device. All voltage parameters are referenced to V_{GND} unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Floating supply voltage	$V_{DDA-GNDA}$, $V_{DDB-GNDB}$	4	-	16	V	Referenced to V_{GNDA} and V_{GNDB}
VDDA and VDDB voltage	V_{DDA} , V_{DDB}	$V_{GNDA} + 4$ $V_{GNDB} + 4$ $V_{GNDI} + 2$	-	$V_{GNDA} + 16$ $V_{GNDB} + 16$	V	referenced to GNDI
GNDA and GNDB voltage	V_{GNDA} , V_{GNDB}	-2	-	100	V	referenced to GNDI
GNDA and GNDB voltage (Repetitive pulse)	V_{GNDA} , V_{GNDB}	$V_{DDA} - 16$ $V_{DDB} - 16$	-	100	V	< 100 ns
INA, INB and STA input voltage	V_{INA} , V_{INB} , V_{STA}	0	-	$V_{DD} + 0.3$	V	
Output voltage on OUTA	V_{OUTA}	0	-	16	V	Referenced to V_{GNDA}
Output voltage on OUTB	V_{OUTB}	0	-	16	V	Referenced to V_{GNDB}
GNDA and GNDB slew rate	dV_{GNDA}/dt , dV_{GNDB}/dt	-	-	50	V/ns	
Junction temperature range	T_J	-40	-	125	°C	

4.4 Thermal characteristics

Table 6 Thermal mechanical characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Junction-to-case (bottom) thermal resistance	R_{thJC_B}	-	4.1	-	°C/W	1) 2)

(table continues...)

4 General product characteristics

Table 6 (continued) Thermal mechanical characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Junction-to-case (top) thermal resistance	R_{thJC_T}	-	118	-	°C/W	1) 2)
Junction-to-ambient thermal resistance	R_{thJA}	-	67.8	-	°C/W	Device soldered on PCB 1) 2)
Junction-to-board thermal resistance	R_{thJB}	-	22.3	-	°C/W	Device soldered on PCB 1) 2)

1) Not subject to production test, specified by design.

2) Specified value is according to Jedec JESD51-5 /-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 mm Cu, 2 × 35 mm Cu). Where applicable one thermal via (Æ = 0.3 mm) is under the exposed pad.

4.5 Electrical characteristics

Table 7 Electrical characteristics

Unless otherwise specified: $V_{DDA} = V_{DDB} = 6\text{ V}$, $V_{GNDA} = V_{GNDB} = V_{GNDI} = 0\text{ V}$, ($V_{DDI} = 3.3\text{ V}$). The minimum and maximum limits are valid over the full operating range and are ensured by characterization and statistical correlation. Typical values are tested at $T_C = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Supply current						
VDDI quiescent current	I _{VDDI}	-	45	100	uA	V _{INA} and V _{INB} = 0 V
VDDA quiescent current	I _{VDDA}	-	65	100	uA	V _{INA} and V _{INB} = 0 V
VDDA operating current	I _{VDDAO}	-	0.7	1.2	mA	V _{INB} = 0V, V _{INA} at F _{SW} = 500 kHz, V _{DDB} = 0V, V _{STARVE} = 3.3V, C _{LOAD} = 0 nF
VDDA to GNDI leakage current	I _{VDDA-GNDI}	–	0.1	8	uA	V _{DDI} = V _{INA} = V _{INB} = 0 V, V _{GNDA} = V _{VDDA} = 120 V All reference to GNDI
VDDB quiescent current	I _{VDDB}	–	65	100	uA	V _{INA} and V _{INB} = 0 V

(table continues...)

4 General product characteristics
Table 7 (continued) Electrical characteristics

Unless otherwise specified: $V_{DDA} = V_{DDB} = 6\text{ V}$, $V_{GNDA} = V_{GNDB} = V_{GNDI} = 0\text{ V}$, ($V_{DDI} = 3.3\text{ V}$). The minimum and maximum limits are valid over the full operating range and are ensured by characterization and statistical correlation. Typical values are tested at $T_C = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
VDDB operating current	I_{VDDBO}	-	0.7	1.2	mA	$V_{INA} = 0\text{ V}$, V_{INB} at $F_{sw} = 500\text{ kHz}$, $V_{DDA} = 0\text{ V}$, $C_{load} = 0\text{ nF}$
VDDB to GNDI leakage current	$I_{VDDB-GNDI}$	-	0.1	8	uA	$V_{DDI} = V_{INA} = V_{INB} = 0\text{ V}$, $V_{GNDB} = V_{VDDB} = 120\text{ V}$

Input

Input voltage rising threshold	V_{IR}	-	-	2.4	V	INA, INB and STA input voltage rising threshold
Input voltage falling threshold	V_{IF}	0.8	-	-	V	INA, INB and STA input voltage falling threshold
Input voltage hysteresis	V_{IH}	-	1.1	-	V	INA, INB and STA input voltage hysteresis
INA and INB input pull down resistance	R_{INA}, R_{INB}	100	200	300	kΩ	INA and INB input
STA input pull up resistance	R_{INS}	100	200	300	kΩ	

VDDA, VDDB Undervoltage lockout (UVLO) LL-FET/ GaN

VDDA, VDDB UVLO rising threshold	V_{DDAR}, V_{DDBR}	3.66	3.82	3.98	V	Referenced to GNDA, GNDB
VDDA, VDDB UVLO falling threshold	V_{DDAF}, V_{DDBF}	3.5	3.65	3.8	V	Referenced to GNDA, GNDB
VDDA, VDDB UVLO hysteresis	V_{DDAH}, V_{DDBH}	-	0.17	-	V	

VDDA Gate driver

High level output voltage	V_{OUTAH}	-	0.074	-	V	$I_{OUTA} = -100\text{ mA}$, $V_{STA} = \text{high or open}$, $V_{OUTAH} = V_{DDA} - V_{OUTA}$
---------------------------	-------------	---	-------	---	---	---

(table continues...)

4 General product characteristics

Table 7 (continued) Electrical characteristics

Unless otherwise specified: $V_{DDA} = V_{DDB} = 6\text{ V}$, $V_{GND A} = V_{GND B} = V_{GND I} = 0\text{ V}$, ($V_{DDI} = 3.3\text{ V}$). The minimum and maximum limits are valid over the full operating range and are ensured by characterization and statistical correlation. Typical values are tested at $T_C = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
High level output voltage in reduced pull-up strength mode	V_{OUTAHS}	-	0.54	-	V	$I_{OUTA} = -100\text{ mA}$, $V_{STA} = \text{low}$, $V_{OUTAH} = V_{DDA} - V_{OUTA}$
Low level output voltage	V_{OUTAL}	-	0.04	-	V	$I_{OUTA} = 100\text{ mA}$
Peak pull-up current	I_{OUTA_PU}	-	4	-	A	$V_{OUTA} = 0\text{ V}$, $STA = \text{high or open}^{1)}$
Peak pull-up current in reduced driver strength mode	I_{OUTA_STA}	-	500	-	mA	$V_{OUTA} = 0\text{ V}$, $STA = \text{low}^{1)}$
Peak pull-down current	I_{OUTA_PL}	-	6	-	A	$V_{OUTA} = 6\text{ V}^{1)}$
Output clamp capability	I_{OUTA_CLAMP}	-	10	-	mA	$V_{DDA} < UVLO$, $V_{OUTA} = 1\text{ V}$

VDDB Gate driver

High level output voltage	V_{OUTBH}	-	0.074	-	V	$I_{OUTB} = -100\text{ mA}$, $V_{OUTBH} = V_{DDB} - V_{OUTB}$
Low level output voltage	V_{OUTBL}	-	0.04	-	V	$I_{OUTB} = 100\text{ mA}$
Peak pull-up current	I_{OUTB_PU}	-	4	-	A	$V_{OUTB} = 0\text{ V}$, ¹⁾
Peak pull-down current	I_{OUTB_PL}	-	6	-	A	$V_{OUTB} = 6\text{ V}^{1)}$
Output clamp capability	I_{OUTB_CLAMP}	-	10	-	mA	$V_{DDB} < UVLO$, $V_{OUTB} = 1\text{ V}$

1) Not subject to production test. Verified by design/characterization.

4 General product characteristics

4.6 Switching characteristics

Table 8 Switching characteristics

Unless otherwise specified: $V_{DDA} = V_{DDB} = 6\text{ V}$, $V_{GNDA} = V_{GNDB} = V_{GNDI} = 0\text{ V}$, ($V_{DDI} = 3.3\text{ V}$). The minimum and maximum limits are valid over the full operating range and are ensured by characterization and statistical correlation. Typical values are tested at $T_C = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		

Propagation delays

Rising propagation delay	t_{DR_A}, t_{DR_B}	-	20	27	ns	$C_{load} = 0\text{ nF}$, 50%-50%, $V_{DDA} = V_{DDB} = 6\text{ V}$ Rising propagation delay INA to OUTA and INB to OUTB. Including INA and INB input deglitch time.
Falling propagation delay	t_{DFA}, t_{DFB}	-	20	27	ns	$C_{load} = 0\text{ nF}$, 50%-50%, $V_{DDA} = V_{DDB} = 6\text{ V}$ Falling propagation delay INA to OUTA and INB to OUTB. Including INA and INB input deglitch time.

Delay matching

Delay matching ON	t_{DMON}	-2	0	2	ns	Between OUTA rising and OUTB rising. $V_{DDA} = V_{DDB} = 6\text{ V}$.
Delay matching OFF	t_{DMOFF}	-2	0	2	ns	Between OUTA falling and OUTB falling. $V_{DDA} = V_{DDB} = 6\text{ V}$.

Output rise and fall time

OUTA, OUTB rise time	t_{RA}, t_{RB}	-	4.2	-	ns	$C_{load} = 1\text{ nF}$, 10%-90% ¹⁾
OUTA rise time in reduced pull-up strength mode	t_{RAS}	-	17.7	-	ns	$C_{load} = 1\text{ nF}$, 10%-90% ¹⁾
OUTA, OUTB rise time	t_{RIA}, t_{RIB}	-	53	-	ns	$C_{load} = 25\text{ nF}$, 10%-90%
OUTA, OUTB fall time	t_{FA}, t_{FB}	-	3.8	-	ns	$C_{load} = 1\text{ nF}$, 10%-90% ¹⁾
OUTA, OUTB fall time	t_{FIA}, t_{FIB}	-	36	-	ns	$C_{load} = 25\text{ nF}$, 10%-90% ¹⁾

Miscellaneous

INA, INB input deglitch time	t_{DGLA}, t_{DGLB}	-	3	-	ns	¹⁾
STA input deglitch time	t_{DGL}	50	75	100	ns	¹⁾

(table continues...)

4 General product characteristics**Table 8 (continued) Switching characteristics**

Unless otherwise specified: $V_{DDA} = V_{DDB} = 6\text{ V}$, $V_{GNDA} = V_{GNDB} = V_{GNDI} = 0\text{ V}$, ($V_{DDI} = 3.3\text{ V}$). The minimum and maximum limits are valid over the full operating range and are ensured by characterization and statistical correlation. Typical values are tested at $T_C = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Minimum input pulse width that changes output	t_{PW}	-	10	-	ns	$C_{load} = 0\text{ nF}$

1) Not subject to production test. Verified by design/characterization.

5 Typical characteristics

5 Typical characteristics




Figure 6 VDDI quiescent current vs. VDDI voltage




Figure 7 VDDA quiescent current vs. VDDA voltage




Figure 8 VDDB quiescent current vs. VDDB voltage




Figure 9 OUTA peak currents vs. VDDA voltage




Figure 10 OUTB peak currents vs. VDDB voltage




Figure 11 Input thresholds vs. VDDI voltage

5 Typical characteristics




Figure 12 Input thresholds vs. temperature




Figure 13 Propagation delays vs. temperature




Figure 14 Delay mismatches vs. temperature




Figure 15 VDDA/ VDDDB UVLO vs. temperature




Figure 16 VDDA/ VDDDB UVLO hysteresis vs. temperature

6 Application information

6 Application information

6.1 Typical application

The 2EDL6014AC can be used as a dual high-side driver or a dual low-side driver or a half-bridge driver. A typical application example of hybrid switched-capacitor converter (HSC) is given in Figure 17, where two 2EDL6014AC are used to drive four high-side MOSFETs(Q1, Q2, Q4 and Q5) and one 2EDL6014AC is used to drive two low-side MOSFETs(Q3 and Q6).




Figure 17 Hybrid switched-capacitor converter (HSC) with 2EDL6014AC-G2D

6.2 Design guidelines

In a half-bridge configuration, a high-side bias which is referenced to the switch node is needed in order to drive the gate of the high-side mosfet. One of the most common solutions, due to its simplicity and low cost, is the usage of a bootstrap circuit consisting of a diode and a capacitor as seen in Figure 18. However, this method imposes limitation on the power converter's duty cycle due to the requirement of recharging the bootstrap capacitor. This limitation can be mitigated through the proper selection of the bootstrap components.

The bootstrap circuit operation is defined by two main periods:

Charging period: When the low-side MOSFET(Q2) is ON and the high-side MOSFET(Q1) is OFF, the switch node SW is pulled to ground creating a charging path for the bootstrap capacitor(Cboot) through the Vdd bypass capacitor(CVdd) and the bootstrap diode.

Discharging period: When the low-side MOSFET(Q2) is turned OFF and the high-side MOSFET(Q1) starts conducting, the switch node SW is pulled to the high voltage Vbus, thus the bootstrap diode gets reverse biased. The bootstrap capacitor (Cboot) then discharges some of its stored charges to the gate of the high-side mosfet as well as to other contributing factors such as the mosfet's gate-source leakage current, floating

6 Application information

section quiescent current, floating section leakage current and the bootstrap diode reverse bias leakage current.

A typical waveform of the voltage across Cboot as a function of time is shown in Figure 19 where the different contributions have been distinguished. The voltage across Cboot increases during the charging period and then it falls with a high negative dV/dt as it charges the gate of the high-side MOSFET (Q1). The Cboot voltage continues to drop but with a much lower slope because only the high-side bias current and some leakage current is discharging the Cboot during this phase.




Figure 18 Half-bridge driver with 2EDL6014AC




Figure 19 C_{BOOT} typical waveform

6.2.1 Selection of bootstrap capacitor

The bootstrap capacitor provides the necessary charge to drive the high-side MOSFET and thus it needs to be sized in such a way that the maximum voltage drop across this capacitor does not fall below the VDDA UVLO threshold during transient and normal operations. First, determine the maximum allowable voltage drop (ΔV_{Cboot_max}) when the high-side MOSFET (Q1) is on, which is given by the following formula:

6 Application information

$$\Delta V_{Cboot_max} = V_{DD} - V_{FH} - V_{DDBR} - V_{DDBH}$$

Equation 1

Where:

 V_{DD} = Gate driver supply voltage V_{FH} = Bootstrap diode forward voltage drop at high current (worst case) V_{DDBR} = VDDB UVLO rising threshold V_{DDBH} = VDDB UVLO threshold hysteresis

Next, determine the total charge (Q_T) that must be delivered by the bootstrap capacitor at maximum duty cycle. As mentioned, there are several factors that contribute to the discharge of the bootstrap capacitor such as the Q1's total gate charge, Q1's gate-source leakage current, VDDB quiescent current, VDDB leakage current, bootstrap diode reverse bias leakage current and bootstrap capacitor leakage current (if using an electrolytic capacitor). For sake of simplicity, only Q1's total gate charge and VDDB quiescent and leakage current are considered as the other sources of leakage are negligible in comparison.

$$Q_T = Q_G + \frac{I_{VDDB}}{F_{sw}} + I_{VDDB-GNDI} \times \frac{D_{max}}{F_{sw}}$$

Equation 2

Where:

 Q_G = high-side MOSFET (Q1) total gate charge I_{VDDB} = VDDB maximum quiescent current $I_{VDDB-GNDI}$ = VDDB to GNDI leakage current D_{max} = maximum duty cycle F_{sw} = switching frequency

The minimum bootstrap capacitor value can then be calculated using the formula:

$$C_{boot_min} \geq \frac{Q_T}{\Delta V_{Cboot_max}}$$

Equation 3**6.2.2 Selection of bypass capacitor**

If the reference ground for VDDI and VDDB are different, we use a dedicated DC voltage supply for each. Normally, a flyback converter as auxiliary circuit will do the job for the isolation. The VDDB bypass capacitor provides the charge for the bootstrap capacitor during the charging period. Selection of VDDB capacitor for 2EDL6014AC plays an important role in terms of stability of the gate driver especially during system startup condition. During system startup, VDDB rises from 0 V until it reaches V_{DDAR} . During this time, all internal circuitry nodes of the gate driver are floating. When V_{DDAR} is reached, the gate driver takes some settling time in order that all internal nodes to respond to its correct potential level. If the slew rate of the VDD is high, leakage voltage may appear on the outputs and may falsely turn-on the power switches. This is where the VDDB capacitor value plays a great role as capacitance is proportional to slew rate. The longer the rise time, the lower

6 Application information

leakage voltage seen on the output. It is therefore recommended to use a VDDA and VDDI capacitor with a minimum value of 100 nF to ensure that no false turn on the power switch will occur.

6.2.3 Selection of bootstrap resistor

In order to limit the bootstrap current during startup, it is suggested to series a bootstrap resistor. It limits the current in the external bootstrap diode during startup when the bootstrap capacitor is initially completely discharged. The peak current through this resistor is given by:

$$I_{Pk_Rboot} = \frac{V_{DD} - V_{FH}}{R_{boot}}$$

Equation 4

The bootstrap resistor together with the bootstrap capacitor introduces a time constant and should be sized appropriately to achieve the desired start-up time. For this calculation, it is assumed that the bootstrap capacitor is fully charged after 4 time constant. With this, R_{boot} can be calculated using the following formula:

$$R_{boot} \leq \frac{t_{min}}{4 \times C_{boot}}$$

Equation 5

Where:

t_{min} = minimum on time of the mid-side MOSFET (Q2)

6.2.4 Selection of external bootstrap diode

For high dV/dT applications, a fast recovery or schottky diode with low forward voltage drop is recommended in order to minimize the losses and leakage current. It should be chosen such that it can handle the peak transient current from [Equation \(4\)](#) during start-up conditions and the blocking voltage rating should be higher than the maximum input voltage (V_{in}) with enough derating.

6.2.5 Selection of gate resistor

The turn-on and turn-off external gate resistors control the turn-on and turn-off current of the gate driver. It provides an external way to control the switching speed of the MOSFET for purposes such as voltage overshoot control, ringing reduction, EMI mitigation, spurious turn-on protection, shoot-through protection etc. The following formulas show the effect of the external gate resistor to the output current capability of the gate driver.

$$I_{OUTBSRC} = \frac{V_{DDA} - V_F}{R_{PUOUTB} + R_{G_OUTB} + R_{G_int}}$$

Equation 6

$$I_{OUTBSNK} = \frac{V_{DDA} - V_F}{R_{PDOUTB} + R_{G_OUTB} + R_{G_int}}$$

Equation 7

6 Application information

$$I_{OUTASRC} = \frac{V_{DDA}}{R_{PUOUTA} + R_{G_OUTA} + R_{G_int}}$$

Equation 8

$$I_{OUTASNK} = \frac{V_{DDA}}{R_{PDOUTA} + R_{G_OUTA} + R_{G_int}}$$

Equation 9

Where:

- $I_{OUTBSRC}$ = OUTB peak source current
- $I_{OUTBSNK}$ = OUTB peak sink current
- $I_{OUTASRC}$ = OUTA peak source current
- $I_{OUTASNK}$ = OUTA peak sink current
- R_{PUOUTB} = OUTB pull-up resistance
- R_{PDOUTB} = OUTB pull-down resistance
- R_{PUOUTA} = OUTA pull-up resistance
- R_{PDOUTA} = OUTA pull-down resistance
- V_{DDA} = Gate driver supply voltage for VDDA pin
- V_F = Bootstrap diode forward voltage drop
- R_{G_OUTB} = OUTB external gate resistance
- R_{G_OUTA} = OUTA external gate resistance
- R_{G_int} = MOSFET internal gate resistance

6.3 PCB layout guidelines

To maximize the performance of EiceDRIVER™ 2EDL6014AC-G2D, below are some recommendations on how to optimize the PCB layout:

- Use a low-ESR decoupling capacitors on VDDI-GNDI, VDDA-GNDA and VDDDB-GNDB and placed it as close as possible to the corresponding pins of the driver
- An option for a series boot resistor is recommended to control the uppermost-side MOSFET slew rate and therefore the mid-side MOSFET overshoot. The boot loop path including the VDDA capacitor, boot diode, boot series resistor and boot capacitor should be as small as possible
- It is recommended to have an external boot diode placement for high dv/dt application.
- Placement for the gate resistor is also recommended to control the switching speed of the MOSFET. Both the gate resistor and the MOSFET should be placed as close as possible to the driver to minimize the gate loop inductance.
- Use a copper plane underneath the exposed GNDI pad of the driver and connect it to the buried copper plane(s) with multiple thermal vias for better heat dissipation into the PCB.
- The connection of the GNDA and GNDB of the driver to its corresponding switching nodes should be as short and wide as possible and avoid connecting it directly through the high switching current path.
- OUTA and OUTB traces should be as short and wide as possible
- Avoid letting the INA and INB signal trace to come close to high dv/dt traces which might induce significant noise.

6 Application information




Figure 20 **PCB layout example in a half-bridge configuration**

7 Package information

7 Package information

For further information on package types, recommendation for board assembly, please go to:
www.infineon.com/packages

7.1 Ordering information

Base part number	Package type	Standard pack		Orderable part number	Marking code
		Form	Quantity		
2EDL6014AC-G2D	PG-WQFN-11-1	Tape and Reel	5000	2EDL6014ACG2D XTMA1	2EDL60YXX

7.2 Outline dimensions




Figure 21 WQFN-11 outline dimensions

7 Package information

7.3 Footprint dimensions




Figure 22 WQFN-11 (2.2x2.2) footprint dimensions

7 Package information

7.4 Tape and reel




Figure 23 WQFN-11 Tape and reel

8 Revision history

8 Revision history

Revision	Date	Description of changes
0.1	2024-11-01	Initial release
0.2	2025-01-09	Added device marking
0.3	2025-01-30	Renamed the pin name
0.4	2025-08-20	Added e-pad description
0.5	2025-12-09	Preliminary datasheet release
1.0	2026-03-31	Final datasheet release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-07-01

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference
IFX-odn1721216502433

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.