

RA8T2 Group

Renesas Microcontrollers

R01DS0436EJ0120 Rev.1.20 Jul 31, 2025

High-performance 1 GHz Arm® Cortex®-M85 core, 250 MHz Arm® Cortex®-M33 core, up to 1 MB code MRAM, and 2 MB SRAM with ECC. High-integration with Layer 3 Ethernet Switch Module, USB 2.0 Full-Speed, CANFD, SDHI, I3C, Octal SPI, Decryption on-the-fly, and advanced analog. Integrated Renesas Security IP with cryptography accelerators, key management support, tamper detection and power analysis resistance in concert with Arm® TrustZone for integrated Secure element functionality.

Features

- Arm[®] Cortex[®]-M85 Core
 - Armv8.1-M architecture profile
 - Armv8-M Security Extension
 - Maximum operating frequency: 1 GHz
 Memory Protection Unit (Arm MPU)
 - - Protected Memory System Architecture (PMSAv8)
 Secure MPU (MPU_S): 8 regions

 - Non-secure MPU (MPU_NS): 8 regions
 - SysTick timer
 - Embeds two Systick timers: Secure and Non-secure instance
 - Driven by CPÚCLK0 or MOCO divided by 8
 - CoreSight[™] ETM-M85

■ Arm[®] Cortex[®]-M33 core

- Armv8-M architecture profileArmv8-M Security Extension
- Maximum operating frequency: 250 MHz
 Memory Protection Unit (Arm MPU)
- - Protected Memory System Architecture (PMSAv8)
 Secure MPU (MPU_S): 8 regions

 - Non-secure MPU (MPU_NS): 8 regions
- SysTick timer
- Embeds two Systick timers: Secure and Non-secure instance
 Driven by CPUCLK1 or MOCO divided by 8
 CoreSight[™] ETM-M33

Memory

- Up to 1-MB MRAM
 2 MB SRAM including 256 KB of CM85 TCM and 128 KB of CM33 TCM
- Up to 8-MB Flash for SiP product

Connectivity

- Serial Communications Interface (SCI) × 10, up to 60 Mbps
- I²C bus interface (IIC) × 3
- I³C bus interface (I3C)
- Serial Peripheral Interface (SPI) × 2, up to 166 Mbps
- Octal Serial Peripheral Interface (OSPI) × 2, up to 333 MB/s
 USB 2.0 Full-Speed Module (USBFS)
 CAN with Flexible Data-rate (CANFD) × 2
 Layer 3 Ethernet Switch Module (ESWM)

- EtherCAT slave controller × 2
- SD/MMC Host Interface (SDHI) × 2
- Delta-Sigma Modulator Interface (DSMIF) × 2

- 16-bit A/D Converter (ADC16H) × 2, up to 23 channels
- 12-bit D/A Converter (DAC12) × 2
 High-Speed Analog Comparator (ACMPHS) × 4
 Temperature Sensor (TSN)

■ Timers

- General PWM Timer 32-bit (GPT32) with High Resolution × 4 52 ps resolution in 300 MHz
 General PWM Timer 32-bit (GPT32) × 10
- Low Power Asynchronous General Purpose Timer (AGT) × 2
 Ultra-Low-Power Timer (ULPT) × 2

Security and Encryption

- Renesas Security IP (RSIP-E50D)
- Arm® TrustZone®
- Privileged control
- Device lifecyle management
- Secure boot
- Immutable first stage boot loader in OTP
- Decryption on-the-fly (DOTF)
- Pin function

- Up to three tamper-resistant pinsSecure pin multiplexing
- HUK zeroization

■ System and Power Management

- Low power modes
- Battery backup function (VBATT)
 Realtime Clock (RTC) with calendar and VBATT support
 Event Link Controller (ELC)
 Data Transfer Controller (DTC) × 2

- DMA Controller (DMAC) × 16
- Power-on reset
- Programable Voltage Detection (PVD) with voltage settings
 Watchdog Timer (WDT) × 2
 Independent Watchdog Timer (IWDT)

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (8 to 48 MHz)
 Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (16/18/20/32/48 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
 Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- PLL1/PLL2
- Clock out support

■ General-Purpose I/O Ports

• 5-V tolerance, open drain, input pull-up, switchable driving ability

Operating Voltage

- Standard product
 VCC/VCC2: 1.62 to 3.63 V
- SiP product VCC: 1.62 to 3.63 V
 - VCC2: 1.70 to 2.00 V

Operating Junction Temperature and Packages

- $Tj = 0 \, ^{\circ}C$ to $+95 \, ^{\circ}C$
- 1J = 0 € 10 ∓93 € C = 289-pin BGA (12 mm × 12 mm, 0.65 mm pitch) = 224-pin BGA (11 mm × 11 mm, 0.65 mm pitch) = 303-pin BGA (15 mm × 15 mm, 0.8 mm pitch) Tj = -40 °C to +105 °C

- 1j = -40 °C to +105 °C
 289-pin BGA (12 mm × 12 mm, 0.65 mm pitch)
 224-pin BGA (11 mm × 11 mm, 0.65 mm pitch)
 303-pin BGA (15 mm × 15 mm, 0.8 mm pitch)
 Tj = -40 °C to +125 °C
 289-pin BGA (12 mm × 12 mm, 0.65 mm pitch)
 224-pin BGA (11 mm × 11 mm, 0.65 mm pitch)
 176-pin HLQFP (24 mm × 24 mm, 0.5 mm pitch)

1. Overview

The MCU integrates multiple series of software-compatible Arm[®]-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a high-performance Arm[®] Cortex[®]-M85 core running up to 1 GHz and Arm[®] Cortex[®]-M33 core running up to 250 MHz with the following features:

- Up to 1 MB MRAM
- 2 MB SRAM (256 KB of CM85 TCM RAM, 128 KB CM33 TCM RAM, 1664 KB of user SRAM)
- Octal Serial Peripheral Interface (OSPI)
- Layer 3 Ethernet Switch Module (ESWM), USBFS, SD/MMC Host Interface
- Analog peripherals
- Security and safety features

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm® Cortex®-M85 core	 Maximum operating frequency: up to 1 GHz Arm® Cortex®-M85 core Revision: (r1p1-00rel0) ARMv8.1-M architecture profile Armv8-M Security Extension Floating Point Unit (FPU) compliant with the ANSI/IEEE Std 754-2008
Arm [®] Cortex [®] -M33 core	 Maximum operating frequency: up to 250 MHz Arm® Cortex®-M33 core Revision: (r0p4-00rel2) ARMv8-M architecture profile Armv8-DSP Extension Floating Point Unit (FPU) compliant with the ANSI/IEEE Std 754-2008 single-precision floating-point operation Arm® Memory Protection Unit (Arm MPU) Protected Memory System Architecture (PMSAv8) Secure MPU (MPU_S): 8 regions Non-secure MPU (MPU_NS): 8 regions SysTick timer Embeds two Systick timers: Secure instance (SysTick_S) and Non-secure instance (SysTick_NS) Driven by CPUCLK1 or MOCO divided by 8 CoreSight™ ETM-M33

Table 1.2 Memory (1 of 2)

Feature	Functional description
Code MRAM	Maximum 1 MB of code MRAM.
Flash memory	System in package (SiP) maximum 8 MB serial flash memory.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset.

Table 1.2 Memory (2 of 2)

Feature	Functional description
SRAM	On-chip high-speed SRAM with Error Correction Code (ECC).
ОТР	On-chip OTP contains First Stage Bootloader (FSBL) General purpose 96-byte OTP

Table 1.3 System

Feature	Functional description
Operating modes	Three operating modes: Single-chip mode JTAG boot mode SCI/USB boot mode
Resets	This MCU provides the following 21 types of reset.
Programable Voltage Detection (PVD)	The Programable Voltage Detection (PVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The PVD module consists of five separate voltage level detectors (PVD0, PVD1, PVD2, PVD4, PVD5). These PVDs measure the voltage level input to the VCC pin. PVD registers allow your application to configure detection of VCC changes at various voltage thresholds.
Clocks	 Main clock oscillator (MOSC) Sub-clock oscillator (SOSC) High-speed on-chip oscillator (HOCO) Middle-speed on-chip oscillator (MOCO) Low-speed on-chip oscillator (LOCO) PLL1/PLL2 Clock out support
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), DMA Controller (DMAC) module and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, controlling EBCLK output, controlling SDCLK output, stopping modules, power gating control, selecting operating power control modes in normal operation, and transitioning to low power modes and processor low power modes.
Battery backup function	A battery backup function is provided for partial powering by a battery. The battery-powered area includes the RTC, SOSC, backup register, tamper detection and VBATT_R voltage drop detection and switch between VCC and VBATT.
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR_S and PRCR_NS).
Memory Protection Unit (MPU)	All bus masters have Memory Protection Units (MPUs).

Table 1.4 Event link

Feature	Functional description
, ,	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

Table 1.5 Direct memory access (1 of 2)

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.

Table 1.5 Direct memory access (2 of 2)

Feature	Functional description
	The 8-channel direct memory access controller (DMAC) that can transfer data without intervention from the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address.

Table 1.6 External bus interface

Feature	Functional description
External buses	 CS area (ECBI): Connected to the external devices (external memory interface) SDRAM area (ECBI): Connected to the SDRAM (external memory interface) OSPI0 area (OSPI0BI): Connected to the OSPI0 (external device interface) OSPI1 area (OSPI1BI): Connected to the OSPI1 (external device interface)

Table 1.7 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with GPT32 × 14 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.
PWM Delay Generation Circuit (PDG)	The PWM Delay Generation circuit (PDG) has 4 channels delay circuits that can connect to the GPT. The PDG can control the rise and fall edge timing with which the PWM output for the GPT320 through the GPT323.
Port Output Enable for GPT (POEG)	The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state
Low Power Asynchronous General Purpose Timer (AGT)	The Low Power Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register.
Ultra-Low-Power Timer (ULPT)	The Ultra-Low-Power Timer (ULPT) is a 32-bit timer which can be used for outputting pulses or counting external events. This 32-bit timer consists of reload registers and a down-counter. The reload registers and the down-counter are allocated to the same address and can be accessed through the ULPTCNT register.
Realtime Clock (RTC)	The realtime clock (RTC) has two counting modes, calendar count mode and binary count mode, that are used by switching register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar.
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) has a 14-bit down-counter, which resets the MCU by a reset output when the down-counter underflows. Alternatively, generation of an interrupt request when the counter underflows can be selected. This enables detection of a program runaway taking the refresh interval into account. The IWDT has two start modes: auto start mode, in which counting automatically starts after release from the reset state, and register start mode, in which counting is started by refreshing (writing to a specific register).

Table 1.8 Communication interfaces (1 of 2)

Feature	Functional description
Serial Communications Interface (SCI)	The Serial Communications Interface (SCI) × 10 channels have asynchronous and synchronous serial interfaces: • Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) • 8-bit clock synchronous interface • Simple IIC (master-only) • Simple SPI • Smart card interface • Manchester interface • Manchester interface • Simple LIN interface The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. All channels have FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. The maximum rate supported on this MCU. Refer to the electrical characteristics for the actual rate.
I ² C Bus interface (IIC)	The I ² C Bus interface (IIC) has 3 channels. The IIC module conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions.
I3C Bus Interface (I3C)	The I3C Bus Interface (I3C) has 1 channel. The I3C module conform with and provide a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions and a subset of the MIPI I3C.
Serial Peripheral Interface (SPI)	The Serial Peripheral Interface (SPI) provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. The maximum rate supported on this MCU. Refer to the electrical characteristics for the actual rate.
Control Area Network with Flexible Data-Rate Module (CANFD)	The CAN with Flexible Data-Rate (CANFD) module can handle classical CAN frames and CANFD frames complied with ISO 11898-1 standard. The module supports 4 transmit buffers per channel and 16 receive buffers per channel.
USB 2.0 Full-Speed module (USBFS)	The USB 2.0 Full-Speed module (USBFS) can operate as a host controller or device controller. The module supports full-speed and low-speed (host controller only) transfer as defined in Universal Serial Bus Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in Universal Serial Bus Specification 2.0. The USB has buffer memory for data transfer, providing a maximum of 10 pipes. Pipes 1 to 9 can be assigned any endpoint number based on the peripheral devices used for communication or based on your system.
Octal Serial Peripheral Interface (OSPI)	The Octal Serial Peripheral Interface (OSPI) is a memory controller that supports Expanded Serial Peripheral Interface (xSPI) (JEDEC Standard JESD251, JESD251-1 and JESD252). The OSPI supports 1-bit, 2-bit, 4-bit and 8-bit protocols. JESD251 specifies two interface profiles where profile 1.0 is Octal SPI and profile 2.0 is HyperBus TM (HyperRAM TM and HyperFlash TM). OSPI supports QSPI protocol.
SD/MMC Host Interface (SDHI)	The Secure Digital (SD) Card and Multi Media Card (MMC) Host Interface provides the functionality required to connect a variety of external memory cards to the MCU. The SDHI supports both 1- and 4-bit buses for connecting memory cards that support SD, SDHC, and SDXC formats. When developing host devices that are compliant with the SD Specifications, you must comply with the SD Host/Ancillary Product License Agreement (SD HALA). The MMC interface supports 1-bit, 4-bit, and 8-bit MMC buses that provide eMMC 4.51 (JEDEC Standard JESD 84-B451) device access. This interface also provides backward compatibility and supports high-speed SDR transfer modes.
Layer 3 Ethernet Switch Module (ESWM)	The Layer 3 Ethernet Switch Module (ESWM) consists of two channels of Gigabit Ethernet controller, an Ethernet switch with high level routing capability, and multi-protocol interface support. The Gigabit Ethernet controller conforms to the definition of the Ethernet MAC (Media Access Control) layer in the IEEE 802.3 standard. This can transmit and receive Ethernet (IEEE 802.3) frames by connecting with an external physical-layer LSI chip (PHY-LSI) which complies with the standard. The Ethernet switch allows autonomous frame routing within a same network interface protocol, or between different network interfaces protocols or optimized gateway applications.
EtherCAT Slave Controller (ESC)	The EtherCAT slave controller (ESC) uses an EtherCAT Slave Controller IP Core (ESC IP Core) made by Beckhoff Automation GmbH, Germany. The ESC handles the EtherCAT communication as an interface between the EtherCAT fieldbus and the slave application.

Table 1.8 Communication interfaces (2 of 2)

Feature	Functional description
Delta-Sigma Modulator Interface (DSMIF)	DSMIF has three channels that are connectable with external delta-sigma modulators. DSMIF can be connected with up to three external delta-sigma modulators. Each DSMIF can filter and convert 1-bit digital data streams that were delta-sigma modulated at a high sampling rate into 16-bit digital data at a lower sampling rate.

Table 1.9 Analog

Feature	Functional description
16-bit A/D Converter (ADC16H)	A 16-bit A/D Converter is provided. Up to 23 analog input channels are selectable. Temperature sensor output, and internal reference voltage and VBATT 1/6 voltage monitor are selectable for conversion.
12-bit D/A Converter (DAC12)	A 12-bit D/A Converter (DAC12) is provided.
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC16H for conversion and can be further used by the end application. The sensor outputs an abnormal temperature detection signal to the reset control circuit and can be used to prevent the malfunction due to abnormal temperature.
High-Speed Analog Comparator (ACMPHS)	The High-Speed Analog Comparator (ACMPHS) can be used to compare an analog input voltage with a reference voltage and to provide a digital output based on the result of conversion. Both the analog input voltage and the reference voltage can be provided to the ACMPHS from internal sources (D/A converter output or internal reference voltage) and an external source. Such flexibility is useful in applications that require go/no-go comparisons to be performed between analog signals without necessarily requiring A/D conversion.

Table 1.10 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) calculator generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows monitoring reads from and writes to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 32-bits data. When a selected condition applies, 32-bit data is compared and an interrupt can be generated.

Table 1.11 Security

Feature	Functional description
Security function	 ARMv8-M TrustZone security Privileged control Device lifecycle management Authentication Level (AL) Key injection Secure pin multiplexing HUK zeroization VBATT backup registers zeroization Secure boot Secure factory programming
Renesas Secure IP (RSIP-E50D)	Symmetric cryptography: AES and ChaCha20-Poly1305 Asymmetric cryptography: RSA and ECC Message digest computation: HASH, HMAC 128-bit true random number generation circuit 256-bit Hardware Unique Key (HUK) 128-bit unique ID OEM boot loader version Key data for the decryption on-the-fly (DOTF) SPA/DPA Protections
Decryption on-the-fly (DOTF)	Decryption on-the-fly (DOTF) decrypts the encrypted content stored in the external memory in real-time.

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.12 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.12 Product list

Product part number	Product group	CPU	EtherCAT	Package code	Code MRAM	SRAM	Flash	Operating junction temperature
R7KA8T2ADDCAB	В	single	_	PLBG0224JA-A	512 KB	2 MB	_	-40 to 105 °C
R7KA8T2ADECAB	С			PLBG0224JA-A				-40 to 125 °C
R7KA8T2ADECHC				PLQP0176KK-A				
R7KA8T2AFLCAB	Α	1		PLBG0224JA-A	1 MB			0 to 95 °C
R7KA8T2AFLCAC				PLBG0289JA-A				
R7KA8T2AFDCAB	В	1		PLBG0224JA-A				-40 to 105 °C
R7KA8T2AFDCAC				PLBG0289JA-A				
R7KA8T2AFECAB	С	1		PLBG0224JA-A				-40 to 125 °C
R7KA8T2AFECAC				PLBG0289JA-A				
R7KA8T2AFECHC				PLQP0176KK-A	-			
R7KA8T2CDDCAB	В	1	V	PLBG0224JA-A	512 KB			-40 to 105 °C
R7KA8T2CDECAB	С			PLBG0224JA-A				-40 to 125 °C
R7KA8T2CDECHC	1			PLQP0176KK-A				
R7KA8T2CFLCAB	Α			PLBG0224JA-A	1 MB			0 to 95 °C
R7KA8T2CFLCAC	1			PLBG0289JA-A				
R7KA8T2CFDCAB	В			PLBG0224JA-A				-40 to 105 °C
R7KA8T2CFDCAC	_			PLBG0289JA-A				
R7KA8T2CFECAB	С	1		PLBG0224JA-A				-40 to 125 °C
R7KA8T2CFECAC	_			PLBG0289JA-A				
R7KA8T2CFECHC				PLQP0176KK-A				
R7KA8T2JFLCAB	Α	dual	_	PLBG0224JA-A	1 MB			0 to 95 °C
R7KA8T2JFLCAC				PLBG0289JA-A				
R7KA8T2JFDCAB	В	1		PLBG0224JA-A				-40 to 105 °C
R7KA8T2JFDCAC				PLBG0289JA-A				
R7KA8T2JFECAB	С	1		PLBG0224JA-A				-40 to 125 °C
R7KA8T2JFECAC				PLBG0289JA-A				
R7KA8T2JFECHC				PLQP0176KK-A	-			
R7KA8T2LFLCAB	Α	1	~	PLBG0224JA-A				0 to 95 °C
R7KA8T2LFLCAC				PLBG0289JA-A				
R7KA8T2LFDCAB	В			PLBG0224JA-A				-40 to 105 °C
R7KA8T2LFDCAC	-			PLBG0289JA-A				
R7KA8T2LFECAB	С	1		PLBG0224JA-A				-40 to 125 °C
R7KA8T2LFECAC	-			PLBG0289JA-A				
R7KA8T2LFECHC	1			PLQP0176KK-A				
R7JA8T2JRLSAJ	Α	dual	_	PLBG0303xx-x	1 MB		4 MB	0 to 95 °C
R7JA8T2JSLSAJ							8 MB	
R7JA8T2JRDSAJ	В	1					4 MB	-40 to 105 °C
R7JA8T2JSDSAJ							8 MB	
R7JA8T2LRLSAJ	Α	1	V				4 MB	0 to 95 °C
R7JA8T2LSLSAJ	-						8 MB	
R7JA8T2LRDSAJ	В	1					4 MB	-40 to 105 °C
R7JA8T2LSDSAJ	+						8 MB	

1.4 Function Comparison

Table 1.13 Function Comparison (1 of 2)

Parts numb	er	R7KA8T 2AxxCA C	R7KA8T 2CxxCA C	R7KA8T 2LxxCA C	R7KA8T 2AxxCA B	R7KA8T 2CxxCA B	R7KA8T 2LxxCA B	R7KA8T 2AxxCH C	R7KA8T 2CxxCH C	R7KA8T 2LxxCH C	R7JA8T2 LxxSAJ
Pin count		289	289			224			176		
Package		BGA			Į.				HLQFP		
I/O Port		215			156			137			203
Code MRAM	1	1 MB, 512	1 MB, 512 KB								1 MB
CPU0 TCM		256 KB									1
CPU1 TCM		No	No 128 KB				128 KB	No		128 KB	
CPU0 I/D Ca	aches	32 KB						•		•	
CPU1 C/S C	aches	No		32 KB	No		32 KB	No		32 KB	
SRAM		1792 KB		1664 KB	1792 KB		1664 KB	1792 KB		1664 KB	
Flash		No									8 MB, 4 MB
DMA	DTC	1		2	1		2	1		2	
	DMAC	8		16	8		16	8		16	
BUS	External bus	32-bit bus			16-bit bus						
	SDRAM	32-bit bus			16-bit bus						
System	CPU0 clock							600 MHz (max.)			1 GHz (max.)
	CPU1 clock	No 250 MHz (max.)			No 250 MHz (max.)			No		200 MHz (max.)	250 MHz (max.)
	CPUs MOSC, SOSC clock sources			SC, SOSC, HOCO, MOCO, LOCO, PLL1P							
	CAC	Yes									
	WDT	1		2	1		2	1		2	
	IWDT	Yes									
	Backup register	128 B									
Communic	SCI	10			9						10
ation	IIC	3									
	I3C	Yes									
	SPI	2									
	CANFD	2									
	USBFS	Yes									
	OSPI	2			1						2*2
	SDHI/MM C	2									
	ESWM MII, RMII, GMII, RGMII			MII, RMII, RGMII			MII, RMII			MII, RMII, GMII, RGMII	
	ESC	No	Yes		No	Yes		No	Yes		L
	DSMIF	2	1		I .	1		1	1		

Table 1.13 Function Comparison (2 of 2)

Parts numb	er	R7KA8T 2AxxCA C	R7KA8T 2CxxCA C	R7KA8T 2LxxCA C	R7KA8T 2AxxCA B	R7KA8T 2CxxCA B	R7KA8T 2LxxCA B	R7KA8T 2AxxCH C	R7KA8T 2CxxCH C	R7KA8T 2LxxCH C	R7JA8T2 LxxSAJ
Timers	GPT32*1	14									
	PDG	4									
	AGT*1	2									
	ULPT*1	2									
	RTC	Yes									
Analog	ADC16H	Unit 0: 15, Unit 1: 15			Unit 0: 7, Unit 1: 5						Unit 0: 15, Unit 1: 15
	DAC12	2			1						
	ACMPHS	4									
	TSN	Yes									
Data	CRC	Yes									
processing	DOC	Yes	Yes								
Event control	ELC	Yes	es s								
Security	•	RSIP-E50	D, Decryption	on on-the-fly	, Secure De	ebug, OTP,	TrustZone,	and Lifecycl	e managem	ent	

Note: The product name differs depending on the supported memory size. See section 1.3. Part Numbering. Note 1. Available pins depend on the Pin count, about details see section 1.7. Pin Lists.

Note 2. OSPI1 is connected to the serial Flash in the SiP product.

1.5 Pin Functions

Table 1.14 Pin functions (1 of 7)

Function	Signal	I/O	Description
Power supply	VCC_01 to VCC_10, VCC2_11 to VCC2_15	Input	Power supply pin. Connect it to the system power supply. Connect this pin to the same numbered VSS_01 to VSS_15 by a 0.1-µF capacitor. The capacitor should be placed close to the pin. In the SiP product, connect VCC2_11 to VCC2_15 to the 1.8V system power supply.
	VCC2_16 to VCC2_19	Input	Dedicated power supply pin for the SiP product. Connect it to the 1.8V system power supply. Connect this pin to the same numbered VSS_16 to VSS_19 by a 0.1-µF capacitor. The capacitor should be placed close to the pin.
	VCC_DCDC	Input	Switching regulator power supply pin.
	VLO	I/O	Switching regulator pin.
	VCL0 to VCL11	Input	Connect this pin to the same numbered VSS0 to VSS11 pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VBATT	Input	Battery Backup power pin.
	VSS_01 to VSS_15, VSS0 to VSS11, VSS_DCDC	Input	Ground pin. Connect it to the system power supply (0 V).
	VSS_16 to VSS_19, VSS	Input	Dedicated ground pin for the SiP product. Connect it to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the
	EXTAL	Input	EXTAL pin.
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator between
	XCOUT	Output	XCOUT and XCIN.
	EXCIN	Input	External sub-clock input
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
	PUP	Input	Connect to VCC2 through a resistor.
CAC	CACREF	Input	Measurement reference clock input pin
On-chip emulator	TMS	Input	On-chip emulator or boundary scan pins
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TCLK	Output	Output clock for synchronization with the trace data
	TDATA0 to TDATA3	Output	Trace data output
	SWO	Output	Serial wire trace output pin
	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQn	Input	Maskable interrupt request pins
	IRQn-DS	Input	Maskable interrupt request pins that can also be used in Deep Software Standby mode

Table 1.14 Pin functions (2 of 7)

Function	Signal	I/O	Description
External bus	EBCLK	Output	Outputs the external bus clock for external devices
interface	RD	Output	Strobe signal indicating that reading from the external bus interface space is in progress, active-low
	WR	Output	Strobe signal indicating that writing to the external bus interface space is in progress, in 1-write strobe mode, active-low
	WRn	Output	Strobe signals indicating that either group of data bus pins (D07 to D00, D15 to D08, D23 to D16 or D31 to D24) is valid in writing to the external bus interface space, in byte strobe mode, active-low
	BCn	Output	Strobe signals indicating that either group of data bus pins (D07 to D00, D15 to D08, D23 to D16 or D31 to D24) is valid in access to the external bus interface space, in 1-write strobe mode, active-low
	ALE	Output	Address latch signal when address/data multiplexed bus is selected
	WAIT	Input	Input pin for wait request signals in access to the external space, active-low
	CSn	Output	Select signals for CS areas, active-low
	A00 to A23	Output	Address bus
	D00 to D31	I/O	Data bus
	A00/D00 to A15/D15	I/O	Address/data multiplexed bus
	SDCLK	Output	Outputs the SDRAM-dedicated clock
	CKE	Output	SDRAM clock enable signal
	SDCS	Output	SDRAM chip select signal, active low
	RAS	Output	SDRAM low address strobe signal, active low
	CAS	Output	SDRAM column address strobe signal, active low
	WE	Output	SDRAM write enable signal, active low
	DQMn	Output	SDRAM I/O data mask enable signal for DQ07 to DQ00, DQ15 to DQ08, DQ23 to DQ16 or DQ31 to DQ24
	A00 to A16	Output	Address bus
	DQ00 to DQ31	I/O	Data bus
GPT	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pins
	GTIOCnA, GTIOCnB	I/O	Input capture, output compare, or PWM output pins
	GTADSM0, GTADSM1	Output	A/D conversion start request monitoring output pins
	GTCPPOn	Output	Toggle output synchronized with PWM period
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)

Table 1.14 Pin functions (3 of 7)

Function	Signal	I/O	Description					
AGT	AGTEEn	Input	External event input enable signals					
	AGTIOn	I/O	External event input and pulse output pins					
	AGTOn	Output	Pulse output pins					
	AGTOAn	Output	Output compare match A output pins					
	AGTOBn	Output	Output compare match B output pins					
ULPT	ULPTEEn	Input	External count control input					
	ULPTEVIn	Input	External event input					
	ULPTEEn-DS	Input	External count control input that can also be used in Deep Software Standby mode 1					
	ULPTEVIn-DS	Input	External event input that can also be used in Deep Software Standby mode 1					
	ULPTOn	Output	Pulse output					
	ULPTOAn	Output	Output compare match A output					
	ULPTOBn	Output	Output compare match B output					
	ULPTOn-DS	Output	Pulse output that can also be used in Deep Software Standby mode 1					
	ULPTOAn-DS	Output	Output compare match A output that can also be used in Deep Software Standby mode 1					
	ULPTOBn-DS	Output	Output compare match B output that can also be used in Deep Software Standby mode 1					
RTC	RTCOUT	Output	Output pin for 1-Hz or 64-Hz clock					
	RTCICn	Input	Time capture event input pins					
-	SCKn	I/O	Input/output pins for the clock (clock synchronous mode)					
	RXDn	Input	Input pins for received data (asynchronous mode/clock synchronous mode)					
	TXDn	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)					
	CTSn_RTSn	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active- low.					
	CTSn	Input	Input for the start of transmission.					
	DEn	Output	Driver enable signal for RS-485					
	SCLn	I/O	Input/output pins for the IIC clock (simple IIC mode)					
	SDAn	I/O	Input/output pins for the IIC data (simple IIC mode)					
	SCKn	I/O	Input/output pins for the clock (simple SPI mode)					
	MISOn	I/O	Input/output pins for slave transmission of data (simple SPI mode)					
	MOSIn	I/O	Input/output pins for master transmission of data (simple SPI mode)					
	SSn	Input	Chip-select input pins (simple SPI mode), active-low					
IIC	SCLn	I/O	Input/output pins for the clock					
	SDAn	I/O	Input/output pins for data					
I3C	I3C_SCL0	I/O	Input/output pins for the clock					
	I3C_SDA0	I/O	Input/output pins for data					
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin					
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master					
	MISOA, MISOB	I/O	Input or output pins for data output from the slave					
	SSLA0, SSLB0	I/O	Input or output pin for slave selection					
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection					

Table 1.14 Pin functions (4 of 7)

Function	Signal	I/O	Description
CANFD	CRXn	Input	Receive data
	CTXn	Output	Transmit data
USBFS	VCC_USB	Input	Power supply pin
	VSS_USB	Input	Ground pin
	USB_DP	I/O	D+ pin of the USB on-chip transceiver. Connect this pin to the D+ pin of the USB bus.
	USB_DM	I/O	D- pin of the USB on-chip transceiver. Connect this pin to the D- pin of the USB bus.
	USB_VBUS	Input	USB cable connection monitor pin. Connect this pin to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a function controller.
	USB_EXICEN	Output	Low-power control signal for external power supply (OTG) chip
	USB_VBUSEN	Output	VBUS (5 V) supply enable signal for external power supply chip
	USB_OVRCURA, USB_OVRCURB	Input	Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_OVRCURA-DS, USB_OVRCURB-DS	Input	Overcurrent pins for USBFS that can also be used in Deep Software Standby mode 1. Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_ID	Input	Connect the MicroAB connector ID input signal to this pin during operation in OTG mode
OSPI	OM_n_SCLK	Output	Clock output (OCTACLK divided by 2)
	OM_n_SCLKN	Output	Inverted clock output (OCTACLK divided by 2)
	OM_n_CSn	Output	Chip select signal for an OctaFlash device, active-low
	OM_n_DQS	I/O	Read data strobe/write data mask signal
	OM_n_SIOn	I/O	Data input/output
	OM_n_RESET	Output	Reset signal for both slave devices, active-low
	OM_n_ECSINT1	Input	Error Correction Status and Interrupt for slave1
	OM_n_RSTO1	Input	Slave reset status for slave1
	OM_n_WP1	Output	Write Protect for slave1, active-low
SDHI/MMC	SDnCLK	Output	SD clock output pins
	SDnCMD	I/O	Command output pin and response input signal pins
	SDnDAT0 to SDnDAT7	I/O	SD and MMC data bus pins
	SDnCD	Input	SD card detection pins
	SDnWP	Input	SD write-protect signals

Table 1.14 Pin functions (5 of 7)

Function	Signal	I/O	Description
ESWM	ETn_GTX_CLK	Output	1000 Mb/s transmit clock
	ETn_TX_CLK	Input	100 Mb/s,10 Mb/s transmit clock
	ETn_RX_CLK	Input	Receive clock
	ETn_TX_EN	Output	Transmit enable
	ETn_TXD0 to ETn_TXD7	Output	Transmit data
	ETn_TX_ER	Output	Transmit coding error
	ETn_RX_DV	Input	Receive data valid
	ETn_RXD0 to ETn_RXD7	Input	Receive data
	ETn_RX_ER	Input	Receive error
	ETn_MDC	Output	Management data clock
	ETn_MDIO	I/O	Management data input/output
	RGMIIn_TXC	Output	Transmit clock
	RGMIIn_RXC	Input	Receive clock
	RGMIIn_TX_CTL	Output	Transmit control
	RGMIIn_TXD0 to RGMIIn_TXD3	Output	Transmit data
	RGMIIn_RX_CTL	Input	Receive control
	RGMIIn_RXD0 to RGMIIn_RXD3	Input	Receive data
	RMIIn_REF50CK	Input	Synchronous clock reference
	RMIIn_TX_EN	Output	Transmit enable
	RMIIn_TXD0 to RMIIn_TXD1	Output	Transmit data
	RMIIn_CRS_DV	Input	Carrier sense/Receive data valid
	RMIIn_RXD0 to RMIIn_RXD1	Input	Receive data
	RMIIn_RX_ER	Input	Receive error
	ETn_LINKSTA	Input	PHY Link Status
	ETn_INT	Input	PHY interrupt
	ETn_WOL	Output	Wake-on-LAN. This signal indicates that a Magic Packet was received.
	GPTP_CAPTUREn	Input	Media clock capture input
	GPTP_MATCHn	Output	Media clock recovery output
	GPTP_PPSn	Output	PPS signal
	GPTP_PTPOUT0 to GPTP_PTPOUT3	Output	PTP Pulse generator signal
	ET_TAS_STA0 to ET_TAS_STA3	Output	TAS status monitor
	ETHPHYCLK	Output	Clock output for PHY (Shared with ESC)

Table 1.14 Pin functions (6 of 7)

Function	Signal	I/O	Description
ESC	CATn_LINKSTA	Input	Link status inputs from the PHY-LSI
	CATn_RX_CLK	Input	Receive clocks
	CATn_RX_DV	Input	Receive data valid
	CATn_ERXD0 to CATn_ERXD3	Input	Receive data
	CATn_RX_ER	Input	Receive error
	CATn_TX_CLK	Input	Transmit clocks
	CATn_TX_EN	Output	Transmit enable
	CATn_ETXD0 to CATn_ETXD3	Output	Transmit data
	CAT0_MDC	Output	Management data clock
	CAT0_MDIO	I/O	Management data I/O
	ETHPHYCLK	Output	Clock output for PHY (Shared with ESWM)
	CATRESETOUT	Output	PHY reset signal
	CATLEDRUN	Output	RUN LED (green) output
	CATIRQ	Output	IRQ output
	CATLEDSTER	Output	Output for RUN LED part of STATE LED (bicolor) (turned off while ERR)
	CATLEDERR	Output	ERR LED (red) output
	CATLINKACTO, CATLINKACT1	Output	Link/Activity LED outputs
	CATSYNC0, CATSYNC1	Output	SYNC signal outputs
	CATLATCH0, CATLATCH1	input	LATCH signal inputs
	CATI2CCLK	Output	EEPROM I2C clock output
	CATI2CDATA	I/O	EEPROM I2C data
DSMIF	DSMnCLK0 to DSMnCLK2	I/O	Clock input/output pin
	DSMnDAT0 to DSMnDAT2	Input	Data input pin
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules.
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.
	VREFH	Input	Analog reference voltage supply pin for the ADC16H (unit 1) and D/A Converter. Connect this pin to AVCC0 when not using the ADC16H (unit 1) and D/A Converter.
	VREFL	Input	Analog reference ground pin for the ADC16H and D/A Converter. Connect this pin to AVSS0 when not using the ADC16H (unit 1) and D/A Converter.
	VREFH0	Input	Analog reference voltage supply pin for the ADC16H (unit 0). Connect this pin to AVCC0 when not using the ADC16H (unit 0).
	VREFL0	Input	Analog reference ground pin for the ADC16H. Connect this pin to AVSS0 when not using the ADC16H (unit 0).

Table 1.14 Pin functions (7 of 7)

Function	Signal	I/O	Description
ADC16H	ANxxx	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRGm	Input	Input pins for the external trigger signals that start the A/D conversion, active-low.
	ADSTm	Output	AD conversion start
	ADmFLAG1	Output	AD conversion end
	ADSYNC	Output	Synchronization signal between units
DAC12	DAn	Output	Output pins for the analog signals processed by the D/A converter.
ACMPHS	VCOUT	Output	Comparator output pin
	IVREFn	Input	Reference voltage input pins for comparator
	IVCMPn	Input	Analog voltage input pins for comparator
I/O ports	Pmn	I/O	General-purpose input/output pins (m: port number, n: pin number)
	P200	Input	General-purpose input pin