

Click [here](#) to ask about the production status of specific part numbers.

MAX77659

SIMO PMIC with 300mA Switching Charger

General Description

The MAX77659 provides highly-efficient integrated battery charging and power supply solutions for low-power applications where size and efficiency are critical. The IC features a dual-input SIMO buck-boost regulator that provides one charging rail and three independently programmable power rails from a single inductor to minimize total solution size. A 100mA LDO provides ripple rejection for audio and other noise-sensitive applications. The LDO can also be configured as a load switch to manage power consumption by disconnecting external blocks when not required. A highly-configurable switching charger supports a wide range of Li+ battery capacities and includes battery temperature monitoring for additional safety (JEITA).

This device includes two GPIOs and an analog multiplexer that switches several internal voltages and current signals to an external node for monitoring with an external ADC. A bidirectional I²C serial interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality while they are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

Applications

- TWS Earbuds
- Bluetooth Headphones, Hearables
- Smart Wearables, Fitness Bands, and Medical Wearables
- Hearing Aids

Benefits and Features

- Highly Integrated
 - 3x Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
 - Supports Wide Output Voltage Range from 0.5V to 5.5V for all SIMO Channels
 - 1x 100mA LDO/LSW
 - Smart Power Selector™ Li+/Li-Poly Switching Charger
 - 2x GPIO Resources
 - Analog MUX Output for Power Monitoring
 - Factory-Ship Mode (< 200nA I_Q)
 - Watchdog Timer
- Low Power
 - 0.3µA Shutdown Current
 - 5µA Operating Current (3 SIMO Channels + 1 LDO)
- Charger Optimized for Small Battery Size
 - Input Operating Voltage from 3.4V to 5.5V
 - Programmable Fast-Charge Current from 7.5mA to 300mA
 - Programmable Battery Regulation Voltage from 3.6V to 4.6V
 - Programmable Termination Current from 0.375mA to 45mA
 - Thermal Regulation and JEITA Compliance
- Flexible and Configurable
 - I²C-Compatible Interface and GPIO
 - Factory OTP Options Available
- Small Size
 - 6.04mm² Wafer-Level Package (WLP)
 - 30-Bump, 0.4mm Pitch, 6x5 Array

[Ordering Information](#) appears at end of data sheet.

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.



Simplified Block Diagram




TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	9
Package Information	9
WLP	9
Electrical Characteristics	11
Electrical Characteristics—Global Resources	11
Electrical Characteristics—SIMO Buck-Boost	14
Electrical Characteristics—Smart Power Selector Charger	16
Electrical Characteristics—Adjustable Thermistor Temperature Monitors	18
Electrical Characteristics—Analog Multiplexer	19
Electrical Characteristics—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)	20
Electrical Characteristics—I ² C Serial Communication	21
Typical Operating Characteristics	24
Pin Configuration	26
MAX77659xENV	26
Pin Description	26
Detailed Description	28
Part Number Decoding	28
Support Material	29
Top-Level Interconnect Simplified Diagram	30
Detailed Description—Global Resources	31
Features and Benefits	31
Voltage Monitors	31
AVL POR Comparator	31
AVL Undervoltage-Lockout Comparator	31
SYS Overvoltage-Lockout Comparator	32
Chip Identification	32
nEN Enable Input	32
nEN Manual Reset	32
nEN Dual-Functionality: Push-Button vs. Slide-Switch	32
nEN Internal Pullup Resistors to V _{CCINT}	33
Interrupts (nIRQ)	33
Reset Output (nRST)	33
General-Purpose Input Output (GPIO)	34
Alternate Mode	35
On/Off Controller	35

TABLE OF CONTENTS (CONTINUED)

Top Level On/Off Controller	36
On/Off Controller Transition Table	37
Internal Wake-Up Flags	38
Reset and Off Sequences	38
Power-Up/Down Sequence	39
Flexible Power Sequencer (FPS)	40
Startup Timing Diagram Due to nEN	41
Startup Timing Diagram Due to Charge Source Insertion	42
Force Enabled/Disabled Channels	42
Factory-Ship Mode State	43
Debounced Inputs (nEN, GPI, CHGIN)	43
Watchdog Timer (WDT)	44
Detailed Description—SIMO Buck-Boost	45
SIMO Features and Benefits	45
SIMO Detailed Block Diagram	46
SIMO Control Scheme	46
Drive Strength	47
SIMO Soft-Start	47
SIMO Registers	48
SIMO Active Discharge Resistance	48
SIMO Buck Mode	48
Applications Information	49
SIMO Available Output Current	49
Inductor Selection	49
Input Capacitor Selection	50
Boost Capacitor Selection	50
Output Capacitor Selection	50
Example Component Selection	50
Inductor, Peak Current Limit, and Input Capacitor	51
Output Capacitors	53
Summary	55
SIMO Switching Frequency	55
Unused Outputs	56
PCB Layout Guide	57
Capacitors	57
Input Capacitor at IN_SBB	57
Output Capacitors at SBBx	57
Inductor	57
Ground Connections	57

TABLE OF CONTENTS (CONTINUED)

Detailed Description—Smart Power Selector Charger	58
Switching Charger Implementation with SIMO Architecture	58
Charger Symbol Reference Guide	58
Smart Power Selector	59
Die Temperature Regulation	59
Charger State Machine	59
Charger-Off State	61
Prequalification State	61
Fast-Charge States	61
Headroom Control	61
Top-Off State	62
Done State	62
Prequalification Timer Fault State	62
Fast-Charge Timer Fault State	62
Battery Temperature Fault State	62
JEITA-Modified States	62
Typical Charge Profile	63
Charger Applications Information	63
CHGIN/SYS/BATT Capacitor Selection	63
Detailed Description—Adjustable Thermistor Temperature Monitors	64
Thermistor Bias	65
Configurable Temperature Thresholds	66
Applications Information	67
Using Different Thermistor β	67
NTC Thermistor Selection	68
Detailed Description—Analog Multiplexer	68
Measuring Battery Current	69
Method for Measuring Discharge Current	69
Method for Measuring Charge Current	70
Detailed Description—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)	70
Features and Benefits	70
LDO/LSW Simplified Block Diagram	70
LDO/LSW Active-Discharge Resistor	71
LDO/LSW Soft-Start	71
Load Switch Configuration	71
Applications Information	72
Input Capacitor Selection	72
Output Capacitor Selection	72
Detailed Description—I ² C Serial Communication	73

TABLE OF CONTENTS (CONTINUED)

General Description	73
Features	73
I ² C Simplified Block Diagram	73
I ² C System Configuration	74
I ² C Interface Power	74
I ² C Data Transfer	74
I ² C Start and Stop Conditions	74
I ² C Acknowledge Bit	75
I ² C Slave Address	75
I ² C Clock Stretching	76
I ² C General Call Address	76
I ² C Device ID	76
I ² C Communication Speed	76
I ² C Communication Protocols	77
Writing to a Single Register	77
Writing Multiple Bytes to Sequential Registers	78
Reading from a Single Register	79
Reading from Sequential Registers	79
Engaging HS-Mode for Operation up to 3.4MHz	80
Register Map	81
MAX77659	81
Register Details	82
Typical Application Circuits	104
Typical Applications Circuit	104
Ordering Information	105
Revision History	106

LIST OF FIGURES

Figure 1. Part Number Decode	28
Figure 2. Top-Level Interconnect Simplified Diagram	30
Figure 3. nEN Usage Timing Diagram	32
Figure 4. nEN Pullup Resistor Configuration	33
Figure 5. GPIOx Block Diagram	35
Figure 6. Top Level On/Off Controller State Diagram	36
Figure 7. On/Off Controller Reset and Off-Action Sequences	38
Figure 8. Power-Up/Down Sequence	39
Figure 9. Flexible Power Sequencer Basic Timing Diagram	40
Figure 10. Startup Timing Diagram Due to nEN	41
Figure 11. Startup Timing Diagram Due to Charge Source Insertion	42
Figure 12. Debounced Inputs	43
Figure 13. Watchdog Timer State Machine	44
Figure 14. SIMO Detailed Block Diagram (when CHGIN = 0V)	46
Figure 15. Component Selection—High Utilization	51
Figure 16. Component Selection—Final Current Peak Limits	52
Figure 17. Component Selection—Expected Ripple	54
Figure 18. Q _{BAT} Control Loops	59
Figure 19. Charger State Diagram	60
Figure 20. Example Charge Profile	63
Figure 21. Safe-Charging Profile Example	65
Figure 22. Thermistor Bias State Diagram	66
Figure 23. Thermistor Circuit with Adjusting Series and Parallel Resistors	67
Figure 24. LDO Simplified Block Diagram	70
Figure 25. LDO to LSW Transition Waveform	72
Figure 26. I ² C Simplified Block Diagram	73
Figure 27. I ² C System Configuration	74
Figure 28. I ² C Start and Stop Conditions	75
Figure 29. Acknowledge Bit	75
Figure 30. Slave Address Example	76
Figure 31. Writing to a Single Register with the Write Byte Protocol	77
Figure 32. Writing to Sequential Registers X to N	78
Figure 33. Reading from a Single Register with the Read Byte Protocol	79
Figure 34. Reading Continuously from Sequential Registers X to N	80
Figure 35. Engaging HS Mode	80

LIST OF TABLES

Table 1. Regulator Summary	28
Table 2. OTP Options Table	29
Table 3. GPIO Mode	35
Table 4. On/Off Controller Transition/State	37
Table 5. Watchdog Timer Factory-Programmed Safety Options	44
Table 6. SIMO Available Output Current for Common Applications	49
Table 7. Design Requirements	50
Table 8. Summary of Design for Component Selection Example	55
Table 9. Summary of Design with Lower Input Voltage	55
Table 10. Switching Frequency Control	55
Table 11. Charger Quick Symbol Reference Guide	58
Table 12. Trip Temperatures vs. Trip Voltages for Different NTC β	66
Table 13. Example R_S and R_P Correcting Values for NTC β Above 3380K	67
Table 14. NTC Thermistors	68
Table 15. AMUX Signal Transfer Functions	68
Table 16. Battery Current Direction Decode	69
Table 17. I ² C Slave Address Options	75

Absolute Maximum Ratings

nIRQ, nRST to GND.....	-0.3V to $V_{AVL} + 0.3V$	V_{IO} to GND.....	-0.3V to $V_{AVL} + 6V$
nEN to GND (Note 1).....	-0.3V to $V_{CCINT} + 0.3V$	IN_SBB to PGND.....	-0.3V to +6.0V
SCL, SDA, GPIO to GND.....	-0.3V to $V_{IO} + 0.3V$	LXA Continuous Current (Note 3).....	1.2A _{RMS}
CHGIN to PGND.....	-0.3V to +6.0V	LXB Continuous Current (Note 3).....	1.2A _{RMS}
SYS, BATT to GND.....	-0.3V to +6.0V	SBB0, SBB1, SBB2 to PGND.....	-0.3V to +6.0V
SYS to IN_SBB.....	-0.3V to +0.3V	BST to PVL.....	-0.3V to +6.0V
AVL to GND.....	-0.3V to +6.0V	BST to LXB.....	-0.3V to +6.0V
PVL to PGND.....	-0.3V to +6.0V	SBB0, SBB1, SBB2, SBB3 Short-Circuit Duration.....	Continuous
AMUX, THM, TBIAS to GND.....	-0.3V to $V_{AVL} + 0.3V$	PGND to GND.....	-0.3V to +0.3V
nIRQ, nRST, SDA, AMUX, GPIO Continuous Current.....	±20mA	Operating Temperature Range.....	-40°C to +85°C
CHGIN Continuous Current.....	1.2A _{RMS}	Junction Temperature.....	+150°C
SYS Continuous Current.....	1.2A _{RMS}	Storage Temperature Range.....	-65°C to +150°C
BATT Continuous Current (Note 2).....	1.2A _{RMS}	Soldering Temperature (reflow).....	+260°C
IN_LDO to GND.....	-0.3V to 6V	Continuous Power Dissipation (Multilayer Board, $T_A = +70°C$, derate 20.4mW/°C above +70°C).....	1632mW
LDO to GND.....	-0.3V to $V_{IN_LDO} + 0.3V$		

Note 1: V_{CCINT} is internally connected to either BATT or CHGIN. See the [nEN Internal Pullup Resistors to \$V_{CCINT}\$](#) section for more details.

Note 2: Do not repeatedly hot-plug a source to the BATT terminal at a rate greater than 10Hz. Hot plugging low impedance sources results in an ~8A momentary (~2µs) current spike.


Note 3: Do not externally bias LXA or LXB. LXA has internal clamping diodes to PGND and IN_SBB. LXB has an internal low-side clamping diode to PGND and an internal high-side clamping diode that dynamically connects to a selected SIMO output. It is normal for these diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to $V_{SBB0} + 0.3V$.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

WLP

Package Code	N302D2+1
Outline Number	21-100509
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	49°C/W (2s2p board)



For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{CHGIN} = 0V$, $V_{SYS} = V_{BATT} = V_{IN_SBB} = V_{IN_LDO} = 3.7V$, $V_{IO} = 1.8V$, limits are 100% production tested at $T_A = +25^\circ C$. Limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V_{SYS}			2.7		5.5	V
Shutdown Supply Current	I_{SHDN}	Current measured into BATT and SYS and IN_SBB and IN_LDO, all resources are off (LDO, SBB0, SBB1, SBB2), $T_A = +25^\circ C$	Main bias is off (CNFG_GLBL.SBIA_EN = 0); this is the standby state		0.3	1	μA
			Main bias is on in low-power mode (CNFG_GLBL.SBIA_EN = 1, CNFG_GLBL.SBIA_LPM = 1)		1		
			Main bias is on in normal-power mode (CNFG_GLBL.SBIA_EN = 1, CNFG_GLBL.SBIA_LPM = 0)		28		
Main Bias Quiescent Current	I_Q	Main bias is in normal-power mode (CNFG_GLBL.SBIA_LPM = 0)			28		μA
Quiescent Supply Current	I_Q	Current measured into BATT and SYS and IN_SBB and IN_LDO; LDO, SBB0, SBB1, SBB2 are enabled with no load watchdog timer disabled	Main bias is in low-power mode (CNFG_GLBL.SBIA_LPM = 1)		6	13	μA
BATT Factory-Ship Mode Current	$I_{BATT-FSM}$	Factory-ship mode (BATT to SYS switch open), $T_A = +25^\circ C$, $V_{BATT} = 3.7V$, $V_{SYS} = V_{INLDO} = 0V$			0.2	1	μA

Electrical Characteristics—Global Resources

($V_{AVL} = 3.7V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTERISTICS						
Main Bias Enable Time	t_{SBIA_EN}			0.5		ms
VOLTAGE MONITORS / POWER-ON RESET (POR)						
POR Threshold	V_{POR}	V_{AVL} falling	1.6	1.9	2.1	V
POR Threshold Hysteresis				100		mV
VOLTAGE MONITORS / UNDERVOLTAGE LOCKOUT (UVLO)						
UVLO Threshold	$V_{AVLUVLO}$	V_{AVL} falling	2.5	2.6	2.7	V

Electrical Characteristics—Global Resources (continued)

($V_{AVL} = 3.7V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
UVLO Threshold Hysteresis	$V_{AVLUVLO_HYS}$				300		mV
VOLTAGE MONITORS / OVERVOLTAGE LOCKOUT (OVLO)							
OVLO Threshold	$V_{SYSOVLO}$	V_{SYS} rising		5.70	5.85	6.00	V
THERMAL MONITORS							
Overtemperature-Lockout Threshold	T_{OTLO}	T_J rising			165		$^\circ C$
Thermal Alarm Temperature 1	T_{JAL1}	T_J rising			80		$^\circ C$
Thermal Alarm Temperature 2	T_{JAL2}	T_J rising			100		$^\circ C$
Thermal Alarm Temperature Hysteresis					15		$^\circ C$
ENABLE INPUT (nEN)							
nEN Input Leakage Current	I_{nEN_LKG}	$V_{nEN} = V_{CCINT} = 5.5V$	$T_A = +25^\circ C$ $T_A = +85^\circ C$	-1	± 0.001 ± 0.01	+1	μA
nEN Input Falling Threshold	$V_{TH_nEN_F}$	nEN Falling		$V_{CCINT} - 1.4$	$V_{CCINT} - 1.0$		V
nEN Input Rising Threshold	$V_{TH_nEN_R}$	nEN Rising			$V_{CCINT} - 0.9$	$V_{CCINT} - 0.6$	V
V_{CC} Internal	V_{CCINT}	(Note 4)	$V_{CHGIN} = 0V$, battery is present (V_{BATT} is valid)	V_{BATT}			V
			$V_{CHGIN} = 5V$, not suspended ($CNFG_CHG_G.U$ $SBS = 0$)	V_{CHGIN}			
Debounce Time	t_{DBNC_nEN}	$CNFG_GLBL.DBEN_nEN = 0$		500			μs
		$CNFG_GLBL.DBEN_nEN = 1$		30			ms
Manual Reset Time	t_{MRST}	$CNFG_GLBL.T_MRT = 1$		2.2	3.3	4.2	s
		$CNFG_GLBL.T_MRT = 0$		7	8	10.5	
nEN Internal Pullup	R_{nEN_PU}	Pullup to V_{CCINT}	$PU_DIS = 0$	200			k Ω
			$PU_DIS = 1$	10000			
OPEN-DRAIN INTERRUPT OUTPUT (nIRQ)							
Output Voltage Low	V_{OL}	$I_{SINK} = 2mA$				0.4	V
Output Falling Edge Time	t_{f_nIRQ}	$C_{IRQ} = 25pF$				2	ns

Electrical Characteristics—Global Resources (continued)

($V_{AVL} = 3.7V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Leakage Current	I_{nIRQ_LKG}	$V_{SYS} = V_{IO} = 5.5V$ nIRQ is high impedance (no interrupts) $V_{nIRQ} = 0V$ and $5.5V$	$T_A = +25^\circ C$	-1	± 0.001	+1	μA
		$V_{AVL} = V_{IO} = 5.5V$ nIRQ is high impedance (no interrupts) $V_{nIRQ} = 0V$ and $5.5V$	$T_A = +85^\circ C$		± 0.01		
OPEN-DRAIN RESET OUTPUT (nRST)							
Output Voltage Low	V_{OL}	$I_{SINK} = 2mA$				0.4	V
Output Falling Edge Time	t_{f_nRST}	$C_{RST} = 25pF$			2		ns
nRST Deassert Delay Time	t_{RSTODD}	See Figure 10 and Figure 11 for more information			5.12		ms
nRST Assert Delay Time	t_{RSTOAD}				10.24		ms
Leakage Current	I_{nRST_LKG}	$V_{AVL} = V_{IO} = 5.5V$ nRST is high impedance (no reset) $V_{nRST} = 0V$ and $5.5V$	$T_A = +25^\circ C$	-1	± 0.001	+1	μA
			$T_A = +85^\circ C$		± 0.01		
GENERAL PURPOSE INPUT/OUTPUT (GPIO)							
Input Voltage Low	V_{IL}	$V_{IO} = 1.8V$				$0.3 \times V_{IO}$	V
Input Voltage High	V_{IH}	$V_{IO} = 1.8V$		$0.7 \times V_{IO}$			V
Input Leakage Current	I_{GPI_LKG}	CNFG_GPIOx.DIR = 1 $V_{IO} = 5.5V$ $V_{GPIO} = 0V$ and $5.5V$	$T_A = +25^\circ C$	-1	± 0.001	+1	μA
			$T_A = +85^\circ C$		± 0.01		
Output Voltage Low	V_{OL}	$I_{SINK} = 2mA$				0.4	V
Output Voltage High	V_{OH}	$I_{SOURCE} = 1mA$		$0.8 \times V_{IO}$			V
Input Debounce Time	t_{DBNC_GPI}	CNFG_GPIOx.DBEN_GPI = 1			30		ms
Output Falling Edge Time	t_{f_GPIO}	$C_{GPIO} = 25pF$			3		ns
Output Rising Edge Time	t_{r_GPIO}	$C_{GPIO} = 25pF$			3		ns
FLEXIBLE POWER SEQUENCER							
FPS Startup Delay	t_{FPS_DLY}				1.43		ms
Power-Up Event Periods	t_{EN}	See Figure 9			1.28		ms
Power-Down Event Periods	t_{DIS}	See Figure 9			2.56		ms

Note 4: See the [nEN Internal Pullup Resistors to V_{CCINT}](#) section for more details.

Electrical Characteristics—SIMO Buck-Boost

(V_{AVL} = 3.7V, V_{IN_SBB} = 3.7V, C_{SBBx} = 10μF, L = 1.5μH, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
GENERAL CHARACTERISTICS / OUTPUT VOLTAGE RANGE (SBB0/1/2)							
Programmable Output Voltage Range			0.5		5.5	V	
Output DAC Bits				7		bits	
Output DAC LSB Size		TV_SBBx = 0.5 to 1.7V		25		mV	
		TV_SBBx = 1.7 to 5.5V		50			
OUTPUT VOLTAGE ACCURACY							
Output Voltage Accuracy		V _{SBBx} falling, threshold where LXA switches high; specified as a percentage of target output voltage	T _A = +25°C	-3.0		+3.0	%
			T _A = -40°C to +85°C	-4.55		+4.55	
TIMING CHARACTERISTICS							
Enable Delay		When main bias is on, delay time from the SIMO receiving its first enable signal to when it begins to switch in order to service that output when main bias is on		60		μs	
Soft-Start Slew Rate	dV/dt _{SS}		3.3	5.0	6.6	mV/μs	
POWER STAGE CHARACTERISTICS							
LXA Leakage Current		SBB0, SBB1, SBB2 are disabled, V _{CHGIN} = 0V, V _{IN_SBB} = 5.5V, V _{LXA} = 0V, or 5.5V	T _A = +25°C	-1.0	±0.1	+1.0	μA
			T _A = +85°C		±1.0		
LXB Leakage Current		SBB0, SBB1, SBB2 are disabled, V _{CHGIN} = 0V, V _{IN_SBB} = 5.5V, V _{LXA} = 0V or 5.5V, all V _{SBBx} = 5.5V	T _A = +25°C	-1.0	±0.1	+1.0	μA
			T _A = +85°C		±1.0		
BST Leakage Current		V _{PVL} = 5.5V, V _{LXB} = 5.5V, V _{BST} = 11V,	T _A = +25°C		+0.01	+1.0	μA
			T _A = +85°C		+0.1		

Electrical Characteristics—SIMO Buck-Boost (continued)

($V_{AVL} = 3.7V$, $V_{IN_SBB} = 3.7V$, $C_{SBBx} = 10\mu F$, $L = 1.5\mu H$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Disabled Output Leakage Current		SBB0, SBB1, SBB2 are disabled, $V_{CHGIN} = 0V$, active-discharge disabled (ADE_SBBx = 0), $V_{SBBx} = 5.5V$, $V_{LXB} = 0V$, $V_{SYS} = V_{IN_SBB} = V_{BST} = 5.5V$,	$T_A = +25^\circ C$	+0.1	+1.0	μA	
			$T_A = +85^\circ C$	+0.2			
Active Discharge Resistance	RAD_SBBx	SBBx disabled, active-discharge enabled (CNFG_SBBx_B.A DE_SBBx = 1)	SBB0	160	280	500	Ω
			SBB1/2	80	140	260	
CONTROL SCHEME							
Peak Current Limit	IP_SBB (Note 5)	$V_{CHGIN} = 0V$, CNFG_SBBx_B.IP_SBBx[1:0] = 0b11	-18%	0.335	+18%	A	
		$V_{CHGIN} = 0V$, CNFG_SBBx_B.IP_SBBx[1:0] = 0b10	-14%	0.500	+14%		
		$V_{CHGIN} = 0V$, CNFG_SBBx_B.IP_SBBx[1:0] = 0b01	-8%	0.750	+8%		
		$V_{CHGIN} = 0V$, CNFG_SBBx_B.IP_SBBx[1:0] = 0b00	-7%	1.000	+7%		
		CHGIN is valid, CNFG_SBB_TOP_B.IP_SBB3[1:0] = 0b11		0.500			
		CHGIN is valid, CNFG_SBB_TOP_B.IP_SBB3[1:0] = 0b10	-15%	1.000	+15%		
		CHGIN is valid, CNFG_SBB_TOP_B.IP_SBB3[1:0] = 0b01		1.500			
		CHGIN is valid, CNFG_SBB_TOP_B.IP_SBB3[1:0] = 0b00		2.000			

Note 5: Typical values align with bench observations using the stated conditions with an inductor. Minimum and maximum values are tested in production with DC currents without an inductor. See the [Typical Operating Characteristics](#) SIMO switching waveforms to gain more insight on this specification.

Electrical Characteristics—Smart Power Selector Charger

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC INPUT						
CHGIN Valid Voltage Range	V_{CHGIN}	Initial CHGIN voltage before enabling charging	3.4		5.5	V
CHGIN Overvoltage Threshold	V_{CHGIN_OVP}	DC rising	5.5	5.65	5.8	V
CHGIN Overvoltage Hysteresis				100		mV
CHGIN Undervoltage Lockout	V_{CHGIN_UVLO}	DC rising	3.2	3.3	3.4	V
CHGIN Undervoltage-Lockout Hysteresis				200		mV
Charger Input Debounce Timer	$t_{CHGIN-DB}$	$V_{CHGIN} = 5V$, time before CHGIN is allowed to deliver current to SYS or BATT	100	120	140	ms
SUPPLY AND QUIESCENT CURRENTS						
CHGIN Supply Current	I_{CHGIN}	$V_{CHGIN} = 5V$, charger is not in USB suspend (CNFG_CHG_G.USBS = 0), charging is finished (STAT_CHG_B.CHG_DTLS[3:0] indicates done), $I_{SYS} = 0mA$		1.0	1.8	mA
CHGIN Input Active Discharge Resistance	R_{AD_CHGIN}	$V_{CHGIN} < V_{CHGIN_UVLO}$	0.66	1	1.7	k Ω
CHGIN Suspend Supply Current	$I_{CHGIN-SUS}$	$V_{CHGIN} = 5V$, charger in USB suspend (CNFG_CHG_G.USBS = 1), $V_{BATT} = 4.3V$, SBB0/1/2 and LDO are disabled		50		μA
BATT Bias Current	$I_{BATT-BIAS}$	$V_{CHGIN} = 5V$, charger is not in USB suspend (CNFG_CHG_G.USBS = 0), charging is finished (STAT_CHG_B.CHG_DTLS[3:0] indicates done), $I_{SYS} = 0mA$		9		μA
PREQUALIFICATION						
Prequalification Voltage Threshold Range	V_{PQ}	Programmable in 100mV steps with CNFG_CHG_C.CHG_PQ[2:0]	2.3		3.0	V
Prequalification Voltage Threshold Accuracy		$V_{PQ} = 3.0V$	-3		+3	%
Prequalification Mode Charge Current	I_{PQ}	$V_{BATT} = 2.5V$ $V_{PQ} = 3.0V$ Expressed as a percentage of $I_{FAST-CHG}$	CNFG_CHG_B.I_P Q = 0	10		%
			CNFG_CHG_B.I_P Q = 1	20		
Prequalification Safety Timer	t_{PQ}	$V_{BATT} < V_{PQ} = 3.0V$	27	30	33	minutes
FAST-CHARGE						
Fast-Charge Voltage Range	$V_{FAST-CHG}$	$I_{BATT} = 0mA$, programmable in 25mV steps with CNFG_CHG_G.CHG_CV[5:0]	3.6		4.6	V

Electrical Characteristics—Smart Power Selector Charger (continued)

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Fast-Charge Voltage Accuracy		$I_{BATT} = 0mA$	$V_{FAST-CHG} = 4.3V$, $V_{SYS} = V_{FAST-CHG} + 200mV$, $T_A = +25^\circ C$	-0.5		+0.5	%
			$V_{FAST-CHG} = 3.6V$ to $4.6V$, $V_{SYS} = V_{FAST-CHG} + 200mV$			1.0	
Fast-Charge Current Range	$I_{FAST-CHG}$	Programmable in 7.5mA steps with CNFG_CHG_E.CHG_CC[5:0]	7.5		300	mA	
Fast-Charge Current Accuracy		$T_A = +25^\circ C$, $V_{BATT} = V_{FAST-CHG} - 300mV$	$I_{FAST-CHG} = 15mA$	-1.5		+1.5	%
			$I_{FAST-CHG} = 300mA$	-2.0		+2.0	
Fast-Charge Current Accuracy over Temperature		Across all current settings, $V_{BATT} = V_{FAST-CHG} - 300mV$, $T_A = -40^\circ C$ to $+85^\circ C$	-10		+10	%	
Fast-Charge Safety Timer Range	t_{FC}	Programmable in 2 hour increments or disabled with CNFG_CHG_E.T_FAST_CHG[1:0], time measured from prequal. done to timer fault	3		7	hours	
Fast-Charge Safety Timer Accuracy		$t_{FC} = 3$ hours	-10		+10	%	
Fast-Charge Safety Timer Suspend Threshold		Fast-charge CC mode, fast-charge safety timer paused when charge current drops below this threshold, expressed as a percentage of $I_{FAST-CHG}$		20		%	
Junction Temperature Regulation Setting Range	T_{J-REG}	Programmable in $10^\circ C$ steps with CNFG_CHG_D.TJ_REG[2:0]	60		100	$^\circ C$	
Junction Temperature Regulation Loop Gain	G_{TJ-REG}	Rate at which $I_{FAST-CHG}/I_{PQ}$ is reduced to maintain T_{J-REG} , expressed as a percentage of $I_{FAST-CHG}/I_{PQ}$ per degree centigrade rise		-5.4		$\%/^\circ C$	
Charge Current Soft-Start Slew Time		Zero to full-scale		1		ms	
TERMINATION AND TOP-OFF							
End-of-Charge Termination Current	I_{TERM}	CNFG_CHG_C.I_TERM[1:0] = 0b00 expressed as a percentage of $I_{FAST-CHG}$		5		%	
		CNFG_CHG_C.I_TERM[1:0] = 0b01 expressed as a percentage of $I_{FAST-CHG}$		7.5			
		CNFG_CHG_C.I_TERM[1:0] = 0b10 expressed as a percentage of $I_{FAST-CHG}$	8.5	10	11.5		
		CNFG_CHG_C.I_TERM[1:0] = 0b11 expressed as a percentage of $I_{FAST-CHG}$		15			

Electrical Characteristics—Smart Power Selector Charger (continued)

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Top-Off Timer Range	t_{TO}	$I_{BATT} < I_{TERM}$, programmable in 5 minute steps with CNFG_CHG_C.T_TOPOFF[2:0]	0		35	minutes
Top-Off Timer Accuracy		$t_{TO} = 10$ minutes	-10		+10	%
Charge Restart Threshold	$V_{RESTART}$	Charging is finished (STAT_CHG_B.CHG_DTLS[3:0] indicates done) Charging resumes when $V_{BATT} < V_{FAST-CHG} - V_{RESTART}$	50	100		mV
End-of-Charge Termination Current Accuracy		$I_{FAST-CHG} = 15mA$, $I_{TERM} = 1.5mA$ (10% of $I_{FAST-CHG}$), $T_A = +25^\circ C$	1.35	1.5	1.65	mA
		$I_{FAST-CHG} = 300mA$, $I_{TERM} = 30mA$ (10% of $I_{FAST-CHG}$), $T_A = +25^\circ C$	27	30	33	
End-of-Charge Termination Current Glitch Filter				60		μs
DEVICE ON-RESISTANCE AND LEAKAGE						
BATT to SYS On-Resistance		$V_{BATT} = 3.7V$, $I_{BATT} = 300mA$, $V_{CHGIN} = 0V$, battery is discharging to SYS		100	150	m Ω
Charger FET Leakage Current		$V_{CHGIN} = 5V$, $V_{SYS} = V_{SBB3} = 4.5V$, $V_{BATT} = 0V$, charger disabled	$T_A = +25^\circ C$	0.1	1.0	μA
			$T_A = +85^\circ C$	1		
SYSTEM NODE						
System Voltage Regulation Accuracy	V_{SYS}	$V_{SBB3} = V_{SYS}$, $V_{CHGIN} = 5V$, $V_{SYS_MIN} = 3.4V$, $V_{SYS_HSDRM} = 200mV$, $V_{BATT} > 3.2V$, $I_{SYS} = 1mA$, $I_{P_CHG} = 0.5A$	$V_{BATT} + 0.15$	$V_{BATT} + 0.2$	$V_{BATT} + 0.25$	V
Minimum System Voltage Regulation Setpoint	V_{SYS_MIN}	$V_{SBB3} = V_{SYS}$, $V_{CHGIN} = 5V$, $V_{SYS_MIN} = 3.4V$, $V_{SYS_HSDRM} = 200mV$, $V_{BATT} < 3.2V$	-4.55%	3.4	+4.55%	V
Supplement Mode System Voltage Regulation		$I_{SYS} = 150mA$		$V_{BATT} - 0.15V$		V

Electrical Characteristics—Adjustable Thermistor Temperature Monitors

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JEITA TEMPERATURE MONITORS						
TBIAS Voltage	V_{TBIAS}	CNFG_CHG_F.THM_EN = 1, $V_{CHGIN} = 5V$		1.25		V
JEITA Cold Threshold Range	V_{COLD}	Voltage rising threshold, programmable with CNFG_CHG_A.THM_COLD[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.867		1.024	V

Electrical Characteristics—Adjustable Thermistor Temperature Monitors (continued)

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JEITA Cool Threshold Range	V_{COOL}	Voltage rising threshold, programmable with CNFG_CHG_A.THM_COOL[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.747		0.923	V
JEITA Warm Threshold Range	V_{WARM}	Voltage falling threshold, programmable with CNFG_CHG_A.THM_WARM[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.367		0.511	V
JEITA Hot Threshold Range	V_{HOT}	Voltage falling threshold, programmable with CNFG_CHG_A.THM_HOT[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.291		0.411	V
Temperature Threshold Accuracy		Voltage threshold accuracy expressed as temperature for an NTC $\beta = 3380K$		± 3		$^\circ C$
Temperature Threshold Hysteresis		Temperature hysteresis set on each voltage threshold for an NTC $\beta = 3380K$		3		$^\circ C$
JEITA Modified Fast-Charge Voltage Range	$V_{FAST-CHG_JEITA}$	$I_{BATT} = 0mA$, programmable in 25mV steps, battery is either cool or warm	3.6		4.6	V
JEITA Modified Fast-Charge Current Range	$I_{FAST-CHG_JEITA}$	Programmable in 7.5mA steps, battery is either cool or warm	7.5		300	mA

Electrical Characteristics—Analog Multiplexer

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG MULTIPLEXER						
Full-Scale Voltage	V_{FS}			1.25		V
Channel Switching Time				0.3		μs
Off Leakage Current		$V_{AMUX} = 0V$, AMUX is high impedance	$T_A = +25^\circ C$	1	500	nA
			$T_A = +85^\circ C$	1		μA
CHGIN POWER MEASUREMENT						
CHGIN Voltage Monitor Gain	G_{VCHGIN}	V_{FS} corresponds to 7.5V		0.167		V/V
BATT AND SYS POWER MEASUREMENT						
Battery Charge Current Monitor Gain	$G_{IBATT-CHG}$	V_{FS} corresponds to 100% of $I_{FAST-CHG}$ setting (CNFG_CHG_E.CHG_CC[5:0])		12.5		mV/%
Charge Current Monitor Accuracy		$I_{FAST-CHG} = 15mA$, $T_A = +25^\circ C$, $V_{BATT} = V_{FAST-CHG} - 300mV$	-3.5		+3.5	%
			-3.5		+3.5	
Charge Current Monitor Accuracy over Temperature		Across all current settings, $V_{BATT} = V_{FAST-CHG} - 300mV$	-10		+10	%

Electrical Characteristics—Analog Multiplexer (continued)

($V_{CHGIN} = 5.0V$, $V_{BATT} = 4.2V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Battery Discharge Monitor Full-Scale Current Range	$I_{DISCHG-SCALE}$	Programmable with CNFG_CHG_I.IMON_DISCHG_SCALE[3:0]	8.2		300	mA
Battery Discharge Current Monitor Accuracy		15mA to 300mA battery discharge current, $I_{DISCHG-SCALE} = 300mA$	-15		+15	%
Battery Discharge Current Monitor Offset		$I_{BATT} = 0mA$	-0.5		+0.8	mA
Battery-Voltage Monitor Gain	G_{VBATT}	V_{FS} corresponds to 4.6V		0.272		V/V
SYS Voltage Monitor Gain	G_{VSYS}	V_{FS} corresponds to 4.8V (maximum V_{SYS})		0.26		V/V
THM AND TBIAS VOLTAGE MEASUREMENT						
THM Voltage Monitor Gain	G_{VTHM}			1		V/V
TBIAS Voltage Monitor Gain	G_{VTBIAS}			1		V/V

Electrical Characteristics—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)

($V_{AVL} = 3.7V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO						
Input Voltage Range	V_{IN_LDO}	LDO mode	1.71		5.5	V
		Switch mode	1.3		5.5	
Quiescent Supply Current	I_{IN_LDO}	$I_{OUT_LDO} = 0$		1.4	2.1	μA
		$I_{OUT_LDO} = 0$, switch mode		0.5	1	
Quiescent Supply Current In Dropout	$I_{IN_DRP_LDO}$	$I_{OUT_LDO} = 0$, $V_{IN_LDO} = 2.9V$, $V_{LDO} = 3V$		2.1	4.6	μA
Maximum Output Current	I_{OUT_LDO}	$V_{IN_LDO} > 1.8V$	100			mA
		$V_{IN_LDO} = 1.8V$ or lower	50			
Output Voltage	V_{OUT_LDO}		0.5		5.0	V
Output Accuracy		$V_{IN_LDO} = (V_{OUT_LDO} + 0.5V)$ or higher, $I_{OUT_LDO} = 1mA$	-3.1		+3.1	%
Dropout Voltage	V_{DRP_LDOx}	$V_{IN_LDO} = 3V$, LDO programmed to 3V, $I_{OUT_LDO} = 100mA$			100	mV
Line Regulation		$V_{IN_LDO} = (V_{OUT_LDO} + 0.5V)$ to 5.5V	-0.5		+0.5	%/V
Load Regulation		$V_{IN_LDO} = 1.8V$ or higher, $I_{OUT_LDO} = 100\mu A$ to 100mA		0.001	0.005	%/mA
Line Transient		$V_{IN_LDO} = 4V$ to 5V, $V_{LDO} = 1.8V$, $I_{LDO} = 5mA$, 5 μs rise time		± 25		mV

Electrical Characteristics—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW) (continued)

($V_{AVL} = 3.7V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Load Transient		$I_{OUT_LDO} = 100\mu A$ to 10mA, 200ns rise time		100		mV
		$I_{OUT_LDO} = 100\mu A$ to 100mA, 200ns rise time		200		
Active Discharge Resistance	R_{AD_LDO}		42	80	200	Ω
Switch Mode On-Resistance	R_{ON_LDO}	$V_{IN_LDO} = 2.7V$, $I_{OUT_LDO} = 100mA$			0.8	Ω
		$V_{IN_LDO} = 1.8V$, $I_{OUT_LDO} = 50mA$			1	
		$V_{IN_LDO} = 1.3V$, $I_{OUT_LDO} = 5mA$			3	
Slew Rate		$I_{OUT_LDO} = 0mA$, time from 10% to 90% of final register value		1.4		V/ms
		$I_{OUT_LDO} = 0mA$, time from 10% to 90% of final register value, switch mode		1.4		
Short-Circuit Current Limit		$V_{IN_LDO} = 2.7V$, $V_{OUT_LDO} = GND$	170	380	620	mA
		$V_{IN_LDO} = 2.7V$, $V_{OUT_LDO} = 2.55V$, switch mode	170	370		
Output Noise		10Hz to 100kHz, $V_{IN_LDO} = 5V$, $V_{OUT_LDO} = 3.3V$		150		μV_{RMS}
		10Hz to 100kHz, $V_{IN_LDO} = 5V$, $V_{OUT_LDO} = 2.5V$		125		
		10Hz to 100kHz, $V_{IN_LDO} = 5V$, $V_{OUT_LDO} = 1.2V$		90		
		10Hz to 100kHz, $V_{IN_LDO} = 5V$, $V_{OUT_LDO} = 0.9V$		80		
Output DAC Bits			8			bits
Output DAC LSB Size				25		mV

Electrical Characteristics—I²C Serial Communication

($V_{AVL} = 3.7V$, $V_{IO} = 1.8V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
V_{IO} Voltage Range	V_{IO}		1.7	1.8	3.6	V
V_{IO} Bias Current		$V_{IO} = 3.6V$, $V_{SDA} = V_{SCL} = 0V$ or 3.6V, $T_A = +25^\circ C$	-1	0	+1	μA
		$V_{IO} = 1.7V$, $V_{SDA} = V_{SCL} = 0V$ or 1.7V	-1	0	+1	
SDA AND SCL I/O STAGE						
SCL, SDA Input High Voltage	V_{IH}	$V_{IO} = 1.7V$ to 3.6V	$0.7 \times V_{IO}$			V
SCL, SDA Input Low Voltage	V_{IL}	$V_{IO} = 1.7V$ to 3.6V	$0.3 \times V_{IO}$			V

Electrical Characteristics— I^2C Serial Communication (continued)

($V_{AVL} = 3.7V$, $V_{IO} = 1.8V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL, SDA Input Hysteresis	V_{HYS}			$0.05 \times V_{IO}$		V
SCL, SDA Input Leakage Current	I_I	$V_{IO} = 3.6V$, $V_{SCL} = V_{SDA} = 0V$ and $3.6V$	-10		+10	μA
SDA Output Low Voltage	V_{OL}	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	C_I			10		pF
Output Fall Time from V_{IH} to V_{IL}	t_{OF} (Note 6)				120	ns
I^2C-COMPATIBLE INTERFACE TIMING (STANDARD, FAST, AND FAST-MODE PLUS) (Note 6)						
Clock Frequency	f_{SCL}		0		1000	kHz
Hold Time REPEATED START Condition	t_{HD_STA}		0.26			μs
SCL Low Period	t_{LOW}		0.5			μs
SCL High Period	t_{HIGH}		0.26			μs
Setup Time REPEATED START Condition	t_{SU_STA}		0.26			μs
Data Hold Time	t_{HD_DAT}		0			μs
Data Setup Time	t_{SU_DAT}		50			ns
Setup Time for STOP Condition	t_{SU_STO}		0.26			μs
Bus Free Time between STOP and START Condition	t_{BUF}		0.5			μs
Pulse Width of Suppressed Spikes	t_{SP}	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns
I^2C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, $C_B = 100pF$) (Note 6)						
Clock Frequency	f_{SCL}				3.4	MHz
Setup Time REPEATED START Condition	t_{SU_STA}		160			ns
Hold Time REPEATED START Condition	t_{HD_STA}		160			ns
SCL Low Period	t_{LOW}		160			ns
SCL High Period	t_{HIGH}		60			ns
Data Setup Time	t_{SU_DAT}		10			ns
Data Hold Time	t_{HD_DAT}		0		70	ns
SCL Rise Time	t_{rCL}	$T_A = +25^\circ C$	10		40	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t_{rCL1}	$T_A = +25^\circ C$	10		80	ns
SCL Fall Time	t_{fCL}	$T_A = +25^\circ C$	10		40	ns

Electrical Characteristics— I^2C Serial Communication (continued)










($V_{AVL} = 3.7V$, $V_{IO} = 1.8V$, limits are 100% production tested at $T_A = +25^\circ C$, limits over the operating temperature range ($T_A = -40^\circ C$ to $+85^\circ C$) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SDA Rise Time	t_{rDA}	$T_A = +25^\circ C$	10		80	ns
SDA Fall Time	t_{fDA}	$T_A = +25^\circ C$	10		80	ns
Setup Time for STOP Condition	t_{SU_STO}		160			ns
Bus Capacitance	C_B				100	pF
Pulse Width of Suppressed Spikes	t_{SP}	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns
I^2C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, $C_B = 400pF$) (Note 6)						
Clock Frequency	f_{SCL}				1.7	MHz
Setup Time REPEATED START Condition	t_{SU_STA}		160			ns
Hold Time REPEATED START Condition	t_{HD_STA}		160			ns
SCL Low Period	t_{LOW}		320			ns
SCL High Period	t_{HIGH}		120			ns
Data Setup Time	t_{SU_DAT}		10			ns
Data Hold Time	t_{HD_DAT}		0		150	ns
SCL Rise Time	t_{rCL}	$T_A = +25^\circ C$	20		80	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t_{rCL1}	$T_A = +25^\circ C$	20		80	ns
SCL Fall Time	t_{fCL}	$T_A = +25^\circ C$	20		80	ns
SDA Rise Time	t_{rDA}	$T_A = +25^\circ C$	20		160	ns
SDA Fall Time	t_{fDA}	$T_A = +25^\circ C$	20		160	ns
Setup Time for STOP Condition	t_{SU_STO}		160			ns
Bus Capacitance	C_B				400	pF
Pulse Width of Suppressed Spikes	t_{SP}	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns

Note 6: Design guidance only. Not production tested.









Typical Operating Characteristics

(Typical Applications Circuit. $V_{CHGIN} = 0V$, $V_{SYS} = V_{IN_SBB} = V_{BATT} = 3.7V$, $V_{IO} = 1.8V$, $T_A = +25^\circ C$, $V_{SBB0} = 1.8V$, $I_{P_SBB0} = 0.5A$, SBB0 in Buck mode, $V_{SBB1} = 1.1V$, $I_{P_SBB1} = 0.5A$, SBB1 in Buck mode, $V_{SBB2} = 3.3V$, $I_{P_SBB2} = 1A$ peak, SBB2 in Buck-Boost mode, unless otherwise noted. Inductor = DFE201610E-1R5M=P2, $1.5\mu H$, $91m\Omega$.)




Typical Operating Characteristics (continued)

(Typical Applications Circuit. $V_{CHGIN} = 0V$, $V_{SYS} = V_{IN_SBB} = V_{BATT} = 3.7V$, $V_{IO} = 1.8V$, $T_A = +25^\circ C$, $V_{SBB0} = 1.8V$, $I_{P_SBB0} = 0.5A$, SBB0 in Buck mode, $V_{SBB1} = 1.1V$, $I_{P_SBB1} = 0.5A$, SBB1 in Buck mode, $V_{SBB2} = 3.3V$, $I_{P_SBB2} = 1A$ peak, SBB2 in Buck-Boost mode, unless otherwise noted. Inductor = DFE201610E-1R5M=P2, $1.5\mu H$, $91m\Omega$.)



Pin Configuration

MAX77659xENV



Pin Description

PIN	NAME	FUNCTION	TYPE
TOP LEVEL			
C6	V _{IO}	I ² C Interface and GPIO Driver Power	Power Input
B6	nEN	Active-Low Enable Input. \overline{EN} supports push-button or slide-switch configurations. If not used, connect \overline{EN} to SYS and use the CNFG_SBBx_B.EN_SBBx[2:0] and CNFG_LDOx_B.EN_LDO[2:0] bitfields to enable channels. Pulled up internally to V _{CCINT} .	Digital Input
C5	nIRQ	Active-Low, Open-Drain Interrupt Output. Connect a 100kΩ pullup resistor between \overline{IRQ} and a voltage equal to or less than V _{SYS} .	Digital Output
B5	nRST	Active-Low, Open-Drain Reset Output. Connect a 100kΩ pullup resistor between \overline{RST} and a voltage equal to or less than V _{SYS} .	Digital Output
A5	GPIO0	General Purpose Input/Output. The GPIO I/O stage is internally biased with V _{IO} .	Digital I/O
A6	GPIO1	General Purpose Input/Output. The GPIO I/O stage is internally biased with V _{IO} .	Digital I/O
D5	SCL	I ² C Clock	Digital Input
D6	SDA	I ² C Data	Digital I/O
B4	GND	Quiet Ground. Connect GND to PGND, and the low-impedance ground plane of the PCB.	Ground

Pin Description (continued)

PIN	NAME	FUNCTION	TYPE
CHARGER			
E1	CHGIN	Charger Input. Connect to a DC charging source. Bypass to GND with a 44 μ F ceramic capacitor as close as possible to the CHGIN pin.	Power Input
B1	SYS	System Power Output. SYS provides power to the system resources. Connect to IN_SBB and SBB3 and bypass to GND with a 22 μ F ceramic capacitor.	Power Output
A2	AVL	Internal logic supply shorted to the higher of CHGIN and SYS. Bypass to GND with a 1 μ F ceramic capacitor. Do not load AVL externally.	Power Output
B2	PVL	Power supply for SIMO pre-drivers. Connect to AVL. Do not load PVL externally.	Power Input
A1	BATT	Li+ Battery Connection. Connect to positive battery terminal. Bypass to GND with a 4.7 μ F ceramic capacitor.	Power I/O
B3	TBIAS	Thermistor Bias Supply. Connect a resistor equal to the NTCs room temperature resistance between TBIAS and THM. Do not load TBIAS with any other external circuitry. If not used, leave the pin disconnected.	Analog
A3	THM	Thermistor Monitor. Thermally couple an NTC to the battery and connect between THM and GND. If not used, connect THM directly to ground.	Analog Input
A4	AMUX	Analog Multiplexer Output. Connect to system ADC to perform conversions on charger power signals.	Analog Output
SIMO BUCK-BOOST			
C2	IN_SBB	SIMO Power Input. Connect IN_SBB to SYS and bypass to PGND with a minimum of 22 μ F ceramic capacitor as close as possible to the IN_SBB pin.	Power Input
E3	SBB0	SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buck-boost. Bypass SBB0 to PGND with a 22 μ F ceramic capacitor. If not used, see the Unused Outputs section.	Power Output
E4	SBB1	SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buck-boost. Bypass SBB1 to PGND with a 22 μ F ceramic capacitor. If not used, see the Unused Outputs section.	Power Output
C4	SBB2	SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buck-boost. Bypass SBB0 to PGND with a 22 μ F ceramic capacitor. If not used, see the Unused Outputs section.	Power Output
C3	SBB3	SIMO Buck-Boost Output 3. Output only available when CHGIN is present. Connect to SYS and bypass SBB3 to PGND with a 22 μ F ceramic capacitor.	Power Output
E2	BST	SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 10nF ceramic capacitor between BST and LXB.	Power Input
D1, D2	LXA	Switching Node A. LXA is driven between PGND and IN_SBB when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled. Connect a 1.5 μ H inductor between LXA and LXB.	Power I/O
D3, D4	LXB	Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled. Connect a 1.5 μ H inductor between LXA and LXB.	Power Input
E1	PGND	Power ground for the SIMO low-side FETs. Connect PGND to GND and the low-impedance ground plane of the PCB.	Ground
LDO			
E5	IN_LDO	Linear Regulator Input. If connected to a SIMO output with a short trace, IN_LDO can share the output's capacitor. Otherwise, bypass with a 2.2 μ F ceramic capacitor to ground. If not used, connect to ground or leave unconnected.	Power Input
E6	LDO	Linear Regulator Output. Bypass with a 1.0 μ F ceramic capacitor to GND. If not used, disable LDO and connect this pin to ground or leave unconnected.	Power Output

Detailed Description

The MAX77659 provides a highly-integrated battery charging and power management solution for low-power applications, especially the TWS earbuds. The switching charger can charge various Li+ batteries with a wide range of charge current and charger termination voltage options while minimizing heat dissipation during the fast-charge process. Temperature monitoring and JEITA compliance settings add additional functionality and safety to the charger.

Four regulators are integrated within this device (see [Table 1](#)). A single-inductor, multiple-output (SIMO) buck-boost regulator efficiently provides three independently programmable power rails. One 100mA low-dropout linear regulator (LDO) provides ripple rejection for audio and other noise-sensitive applications.

This device includes other features such as an analog multiplexer that switches several internal voltages and current signals to an external node for monitoring with an external ADC. A bidirectional I²C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides regulator sequencing and supervisory functionality for the device.

Table 1. Regulator Summary

REGULATOR NAME	REGULATOR TOPOLOGY	MAXIMUM I _{OUT} (mA)	V _{IN} RANGE (V)	MAX77659 V _{OUT} RANGE/RESOLUTION
SBB0	SIMO	Up to 500*	2.7 to 5.5	0.5V to 1.675V in 25mV steps 1.7V to 5.5V in 50mV steps
SBB1	SIMO		2.7 to 5.5	0.5V to 1.675V in 25mV steps 1.7V to 5.5V in 50mV steps
SBB2	SIMO		2.7 to 5.5	0.5V to 1.675V in 25mV steps 1.7V to 5.5V in 50mV steps
LDO	PMOS LDO	100	1.7 to 5.5	0.5V to 5.0V in 25mV steps

*Shared capacity with other SBBx channels. See the [SIMO Available Output Current](#) section for more information.

Part Number Decoding

The MAX77659 has different one-time programmable (OTP) options and variants to support a variety of applications. OTP options set default settings such as output voltage or CHGIN current limit. Variants are versions of MAX77659 with different features. See [Figure 1](#) for how to identify these. [Table 2](#) lists all available OTP options. Refer to the [Maxim Integrated naming convention](#) for more details.




Figure 1. Part Number Decode

Table 2. OTP Options Table

			OTP LETTER AND SETTINGS
BLOCK	BITFIELD NAME	SETTING NAME	A
Global	SBIA_LPM	Bias Low-Power Mode	NPM
	DBEN_nEN	nEN Debounce Time	500µA
	nEN_MODE	nEN Mode	Push-Button
	T_MRST	Manual Reset Time	3.3s
	ALT_GPIO0	GPIO0 Mode	GPIO
	ALT_GPIO1	GPIO1 Mode	GPIO
	ADDR	I ² C Address (7-bit)	0x40
	CID[4:0]	Chip ID	0x01
Watchdog	WDT_LOCK	Watchdog Timer Disable Control	Unlocked
	WDT_EN	Watchdog Timer Enable	Disabled
SIMO	TV_SBB0[6:0]	SBB0 V _{OUT}	1.000V
	IP_SBB0[1:0]	SBB0 Peak Inductor Current Limit	0.500A
	OP_MODE (SBB0)	SBB0 Operating Mode	Buck
	ADE_SBB0	Active-Discharge Resistor Enable	Enabled
	EN_SBB0[2:0]	SBB0 Enable Control	FPS Slot 1
	TV_SBB1[6:0]	SBB1 V _{OUT}	1.800V
	IP_SBB1[1:0]	SBB1 Peak Inductor Current Limit	0.500A
	OP_MODE (SBB1)	SBB1 Operating Mode	Buck
	ADE_SBB1	Active-Discharge Resistor Enable	Enabled
	EN_SBB1[2:0]	SBB1 Enable Control	On
	TV_SBB2[6:0]	SBB2 V _{OUT}	4.500V
	IP_SBB2[1:0]	SBB2 Peak Inductor Current Limit	1.000A
	OP_MODE (SBB2)	SBB2 Operating Mode	Buck-Boost
	ADE_SBB2	Active-Discharge Resistor Enable	Enabled
EN_SBB2[2:0]	SBB2 Enable Control	FPS Slot 0	
LDO	TV_LDO[7:0]	LDO V _{OUT}	1.800V
	LDO_MD	LDO or LSW Mode	LDO
	ADE_LDO0	Active-Discharge Resistor Enable	Enabled
	EN_LDO[2:0]	LDO Enable Control	FPS Slot 3
Charger	CHG_EN	Charger Enable	Disabled
	IP_CHG[1:0]	SBB3_CHG Peak Inductor Current Limit	1.000A

Support Material

The following support materials are available for this device:

- MAX77659 [Register Map](#): Full table of registers that can be read from or written to by I²C.
- MAX77659 [SIMO Calculator](#): Tool to estimate supported maximum current and ripple for specified conditions.

Top-Level Interconnect Simplified Diagram

Figure 2 shows the same major blocks as the *Typical Applications Circuit* with an increased emphasis on the routing between each block. This diagram is intended to familiarize the user with the landscape of the device. Many of the details associated with these signals are discussed throughout the data sheet. At this stage of the data sheet, note the addition of the main bias and clock block that are not shown in the *Typical Applications Circuit* section. The main bias and clock block provides voltage, current, and clock references for other blocks as well as many resources for the top-level digital control.




Figure 2. Top-Level Interconnect Simplified Diagram

Detailed Description—Global Resources

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

Features and Benefits

- Voltage Monitors
 - AVL POR (power-on-reset) comparator generates a reset signal upon power-up.
 - AVL undervoltage ensures repeatable behavior when power is applied to and removed from the device.
 - SYS overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments.
- Thermal Monitors
 - +165°C junction temperature shutdown
- Manual Reset
 - 3.3s or 8s period
- Wake-Up Events
 - Charger insertion (with 120ms debounce)
 - nEN input assertion
- Interrupt Handler
 - Interrupt output (nIRQ)
 - All interrupts are maskable
- Push-Button/Slide-Switch On-key (nEN)
 - Configurable push-button/slide-switch functionality
 - 500 μ s or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
 - Startup/shut-down sequencing
 - Programmable sequencing delay
- GPIO, RST Digital I/Os

Voltage Monitors

The device monitors the AVL voltage to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

AVL POR Comparator

The AVL POR comparator monitors V_{AVL} and generates a power-on reset signal (POR). When V_{AVL} is below V_{POR} , the device is held in reset (AVLRST = 1). When V_{AVL} rises above V_{POR} , internal signals and on-chip memory stabilize and the device is released from reset (AVLRST = 0).

AVL Undervoltage-Lockout Comparator

The AVL undervoltage-lockout (UVLO) comparator monitors V_{AVL} and generates an AVLUVLO signal when the V_{AVL} falls below UVLO threshold. The AVLUVLO signal is provided to the top-level digital controller. See [Figure 6](#) and [Table 4](#) for additional information regarding the UVLO comparator:

- When the device is in the standby state, the UVLO comparator is disabled.
- When transitioning out of the standby state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If the device has sufficient input voltage, it can transition to the resource-on state; if there is insufficient input voltage, the device transitions back to the standby state.

SYS Overvoltage-Lockout Comparator

The device is rated for 5.5V maximum operating voltage (V_{SYS}) with an absolute maximum input voltage of 6.0V. An overvoltage-lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than $V_{SYSOVLO}$. See [Figure 6](#) and [Table 4](#) for additional information regarding the OVLO comparator:

- When the device is in the standby state, the OVLO comparator is disabled.

Chip Identification

The MAX77659 offers different one-time-programmable (OTP) options to, for example, set the default output voltages. These options are identified by the chip identification number, which can be read in the CID register.

nEN Enable Input

nEN is an active-low internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with $CNFG_GLBL.DBEN_nEN$. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the regulators. Maskable rising/falling interrupts are available for nEN ($INT_GLBL0.nEN_R$ and $INT_GLBL0.nEN_F$) for alternate functionality.

The nEN input can be configured to work either with a push-button ($CNFG_GLBL.nEN_MODE = 0$) or a slide-switch ($CNFG_GLBL.nEN_MODE = 1$). See [Figure 3](#) for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

nEN Manual Reset

nEN works as a manual reset input when the on/off controller is in the resource-on state. The manual reset function is useful for forcing a power-down in case communication with the processor fails. When nEN is configured for push-button mode and the input is asserted ($nEN = LOW$) for an extended period (t_{MRST}), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for slide-switch mode and the input is deasserted ($nEN = HIGH$) for an extended period (t_{MRST}), the on/off controller initiates a power-down sequence and goes to standby mode.

nEN Dual-Functionality: Push-Button vs. Slide-Switch

The nEN digital input can be configured to work with a push-button or a slide-switch. The following timing diagram shows nENs dual functionality for power-on sequencing and manual reset. The default configuration of the device can be either push-button mode ($CNFG_GLBL.nEN_MODE = 0$) or slide-switch mode $CNFG_GLBL.nEN_MODE = 1$ with OTP options.




Figure 3. nEN Usage Timing Diagram

nEN Internal Pullup Resistors to V_{CCINT}

The nEN logic thresholds are referenced to V_{CCINT}, an always-on internal voltage domain. There are internal pullup resistors between nEN and V_{CCINT} (R_{nEN_PU}), which can be configured with the CNFG_GLBL_A.PU_DIS bit. See [Figure 4](#). While PU_DIS = 0, the pullup value is approximately 200kΩ. While PU_DIS = 1, the pullup value is 10MΩ.

V_{CCINT} is defined by the following conditions:

- V_{CCINT} = V_{CHGIN} if CHGIN is valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) and not USB suspended (CNFG_CHG_G.USBS = 0).
- V_{CCINT} = V_{BATT} if CHGIN is invalid (STAT_CHG_B.CHGIN_DTLS[1:0] ≠ 0b11) or CHGIN is valid but USB suspended (CNFG_CHG_G.USBS = 1).

Applications using a slide-switch on-key or push-pull digital output connected to nEN can reduce quiescent current consumption by changing pullup strength to 10MΩ. Applications using normally-open, momentary, and push-button on-keys (as shown in [Figure 4](#)) do not create this leakage path and should use the stronger 200kΩ pullup option.




Figure 4. nEN Pullup Resistor Configuration

Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in device status. See the [Register Map](#) section for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to V_{SYS} is required for this node. nIRQ is the logical *NOR* of all unmasked interrupt bits in the register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

Reset Output (nRST)

nRST is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled (t_{RSTODD}). During a power-down sequence, the nRST output asserts before any regulator is powered down (t_{RSTOAD}). See [Figure 10](#) for nRST timing.

A pullup resistor to a voltage less than or equal to V_{SYS} is required for this node.

General-Purpose Input Output (GPIO)

The provided general-purpose input/output (GPIO) pins increase system flexibility. See [Figure 5](#) for more details.

Clear CNFG_GPIOx.DIR to configure GPIO as a general-purpose output (GPO). The GPO can either be in push-pull mode (CNFG_GPIOx.DRV = 1) or open-drain mode (CNFG_GPIOx.DRV = 0).

- The push-pull output mode is ideal for applications that need fast (~2ns) edges and low power consumption.
- The open-drain mode requires an external pullup resistor (typically 10kΩ to 100kΩ). Connect the external pullup resistor to a bias voltage that is less than or equal to V_{IO} .
 - The open-drain mode can be used to communicate to different logic domains. For example, to send a signal from the GPO on a 1.8V logic domain ($V_{IO} = 1.8V$) to a device on a 1.2V logic domain, connect the external pullup resistor to 1.2V.
 - The open-drain mode can be used to connect several open-drain (or open-collector) devices together on the same bus to create wired logic (wired AND logic is positive-true; wired OR logic is negative-true).
- The general-purpose input (GPI) functions are still available while the pin is configured as a GPO. In other words, the CNFG_GPIOx.DI (input status) bit still functions and does not collide with the state of the CNFG_GPIOx.DIR bit.

Set CNFG_GPIOx.DIR to have the GPIO function as a GPI. The GPI features a 30ms debounce timer (t_{DBNC_GPI}) that can be enabled or disabled with DBEN_GPI.

- Enable the debounce timer (CNFG_GPIOx.DBEN_GPI = 1) if the GPI is connected to a device that can bounce or chatter, like a mechanical switch.
- If the GPI is connected to a circuit with clean logic transitions and no risk of bounce, disable the debounce timer (CNFG_GPIOx.DBEN_GPI = 0) to eliminate logic delays. With no debounce timer, the GPI input logic propagates to nIRQ in 10ns.

A dedicated internal oscillator is used to create the 30ms (t_{DBNC_GPI}) debounce timer. To obtain low V_{IO} supply current, ensure the GPIO voltage is either logic high or logic low. If the GPIO pin is unconnected (either as a GPI or an open-drain GPO) and V_{IO} is powered, the GPIO voltage trends towards the logic level gray area ($0.3 \times V_{IO} < V_{GPIO} < 0.7 \times V_{IO}$). If V_{GPIO} is in the gray area, V_{IO} current can be more than 10μA.

The GPI features edge detectors that feed into the the top-level interrupt system of the chip. This allows software to use interrupts to service events associated with a GPI change instead of polling for these changes.

- If the application wants nIRQ to go low **only on a GPI rising edge**, then it should **clear** the GPI rising edge interrupt mask bit (INTM_GLBL1.GPI_RM = 0) and **set** the GPI falling edge interrupt mask bit (INTM_GLBL1.GPI_FM = 1).
- If the application wants nIRQ to go low **only on a GPI falling edge**, then it should **set** the GPI rising edge interrupt mask bit (INTM_GLBL1.GPI_RM = 1) and **clear** the GPI falling edge interrupt mask bit (INTM_GLBL1.GPI_FM = 0).
- If the application wants nIRQ to go low **on both GPI falling and rising edges**, then it should **clear** the GPI rising edge interrupt mask bit (INTM_GLBL1.GPI_RM = 0) and **clear** the GPI falling edge interrupt mask bit (INTM_GLBL1.GPI_FM = 0).




Figure 5. GPIOx Block Diagram

Alternate Mode

Each GPIO in the MAX77659 can be configured to have a different function. Whether a particular GPIO is in GPIO mode or an alternate mode can be checked by reading the CNFG_GPIOx.ALT_GPIOx bit. [Table 3](#) summarizes the alternate functions for each GPIO.

Table 3. GPIO Mode

GPIOx	CNFG_GPIOx REGISTER	
	ALT_GPIOx = 0	ALT_GPIOx = 1
GPIO0	Standard GPIO	Active-high input, enable control for low-power mode.
GPIO1	Standard GPIO	Active-high input, controls the DVS feature for SBB0.

The value of GPIO0 is OR'd with CNFG_GLBL.SBIA_LPM, so setting SBIA_LPM = 1 or setting GPIO0 HIGH in alternate mode requests bias lower-power mode.

On/Off Controller

The on/off controller monitors multiple power-up (wake-up) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Many systems have one power management controller and one processor and rely on the on/off controller to be the master controller. In this case, the on/off controller receives wake-up events and enables some or all of the regulators to power-up a processor. That processor then manages the system. To conceptualize this master operation, see [Figure 6](#) and [Table 4](#). A typical path through the on/off controller is:

1. Apply a battery and start in the shutdown state.
2. Press the system's on-key (nEN = LOW) and follow transitions 4 and 6 to the resource-on state. If any resources are on the FPS, transitions 7A and 7B are followed.
3. The device performs its desired functions in the resource-on state. When it is ready to turn off, a manual reset first drives the transition through transitions 8A and 8B to the standby state. Afterward, the device automatically follows

transition 3 to the shutdown state.

Some systems have several power management blocks, a main processor, and subprocessors. These systems can use this device as a subpower management block for a peripheral portion of circuitry as long as there is an I²C port available from a higher level processor. To conceptualize this operation, see [Figure 6](#) and [Table 4](#). A typical path through the on/off controller used in this way is:

1. Apply a battery to the system and start in the shutdown state.
2. When the higher level processor wants to turn on this device's resources, it enables the main bias circuits through I²C (CNFG_GLBL.SBIA_EN = 1) to transition along path 6 to the resource-on state.
3. The higher level processor can now control this device's resources with I²C commands, e.g., turn on/off regulators.
4. When the higher level processor is ready to turn this device off, it turns off everything through I²C and then disables the main bias circuits through I²C (CNFG_GLBL.SBIA_EN = 0) to transition along path 5B to the standby state.

Note that in this style of operation, the CNFG_GLBL_SFT_CTRL[1:0] bits should not be used to turn the device off. The CNFG_GLBL_SFT_CTRL[1:0] bits establish directives to the on/off controller itself that does not make sense in this subpower management block operation. If the processor uses I²C commands to enable the device's resources, the processor should also use I²C commands to disable them.

Top Level On/Off Controller




Figure 6. Top Level On/Off Controller State Diagram

On/Off Controller Transition Table

Table 4. On/Off Controller Transition/State

TRANSITION	CONDITION (TRANSITION HAPPENS WHEN...)
0A	Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Watchdog timer expired and caused reset (ERCFLAG.WDT_RST = 1, CNFG_WDT.WDT_MODE = 1)
0B	Reset actions completed
0C	Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog expired and caused power-off (ERCFLAG.WDT_OFF = 1, CNFG_WDT.WDT_MODE = 0) OR Chip over-temperature lockout ($T_J > T_{OTLO}$) OR SYS undervoltage lockout ($V_{SYS} < V_{SYSUVLO} + V_{SYSUVLO_HYS}$) OR SYS overvoltage lockout ($V_{SYS} > V_{SYSOVLO}$) OR Manual reset occurred (ERCFLAG.MRST = 1)
0D	Off actions completed
1	CHGIN inserted and 120ms debounce valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) OR nEN asserted and debounced (t_{FSM-DB}) OR Power to the IC is removed ($V_{BATT} < \text{approx. } 1.6V$) and then reapplied ($V_{BATT} > V_{POR}$)
2	Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) AND nEN not asserted
3	NOT (Transition 4) Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR Manual reset occurred (ERCFLAG.MRT = 1)
4	Main bias request enabled through I ² C (CNFG_GLBL.SBIA_EN = 1) OR Transition 6
5A	Chip over-temperature lockout ($T_J > T_{OTLO}$) OR SYS undervoltage lockout ($V_{SYS} < V_{SYSUVLO} + V_{SYSUVLO_HYS}$) OR SYS overvoltage lockout ($V_{SYS} > V_{SYSOVLO}$)
5B	NOT (Transition 6) OR Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR Manual reset occurred (ERCFLAG.MRT = 1)
6	AMUX is being used (CNFG_CHG_I.MUX_SEL[3:0] \neq 0b0000) OR CHGIN inserted and debounced (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) OR Any resources force enabled OR Internal wake-up flags are set (see the Internal Wake-Up Flags section)
7A	FPS power-up sequence has not happened yet AND Resources are not forced off AND Internal wake-up flags are set (see the Internal Wake-Up Flags section)
7B	FPS power-up sequence done
8A	FPS power-up sequence completed AND All resources are force disabled OR Factory-ship mode requested (CNFG_GLBL.SFT_CTRL[1:0] = 0b11) OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR Manual reset occurred (ERCFLAG.MRT = 1)
8B	FPS power-down sequence finished

Internal Wake-Up Flags

After transitioning to the shutdown state because of a reset, to allow the device to power-up again, internal wake-up flags are set to remember the wake-up request. In [Figure 6](#) and [Table 4](#), these internal wake-up flags trigger transitions 6 and 7A. The internal wake-up flags are set when any of the following happen:

- nEN is debounced (see the [nEN Enable Input](#) section)
 - For example, after a push-button is pressed or a slide-switch switched to HIGH.
- CHGIN is debounced and valid (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11)
- Software cold reset command sent (CNFG_GLBL.SFT_CTRL[1:0] = 0b01)

Reset and Off Sequences




Figure 7. On/Off Controller Reset and Off-Action Sequences

Power-Up/Down Sequence




Figure 8. Power-Up/Down Sequence

Flexible Power Sequencer (FPS)

The FPS allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up/down delays (sequencing). [Figure 9](#) shows four resources powering up under the control of the flexible power sequencer.

The flexible sequencing structure consists of one master sequencing timer and four slave resources (SBB0, SBB1, SBB2 and LDO). When the FPS is enabled, a master timer generates four sequencing events for device power-up/down.




Figure 9. Flexible Power Sequencer Basic Timing Diagram

Startup Timing Diagram Due to nEN




Figure 10. Startup Timing Diagram Due to nEN

Factory-Ship Mode State

Factory-ship mode internally disconnects the battery (BATT) from the system (SYS). The battery does not power the system in this mode. Use this mode to preserve battery life if external circuits on SYS cause the battery to leak.

Write `CNFG_GLBL.SFT_CTRL[1:0] = 0b11` using I²C to enter factory-ship mode. The IC responds in two different ways depending on the state of the charger input (CHGIN):

- If CHGIN is valid (`STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11`) while `CNFG_GLBL.SFT_CTRL[1:0] = 0b11`, then the IC enters factory-ship mode (internally disconnects BATT from SYS) but SYS is still powered from CHGIN (regulating to $V_{SYS-REG}$). SYS decays to 0V when CHGIN is disconnected.
- If CHGIN is invalid (`STAT_CHG_B.CHG_DTLS[1:0] ≠ 0b11`) while `CNFG_GLBL.SFT_CTRL[1:0] = 0b11`, then the IC enters factory-ship mode and SYS decays to 0V.

Factory-ship mode causes many configuration registers to reset (AVLRST). See the [Register Map](#) section for details. I²C reads and writes cannot happen in factory-ship mode.

Factory-ship mode exits only after SYS decays below approximately 1.8V. Once this condition is met, there are two ways to exit factory-ship mode:

- Apply a valid DC source at CHGIN for $t_{CHGIN-DB}$ (120ms, typ). Factory-ship mode is unlatched (exited) when the charger input becomes valid from a previously invalid state (`STAT_CHG_B.CHGIN_DTLS[1:0] = 0b00 → 0b11`).
- Assert nEN for $t_{FSM-EXDB}$ (250ms typical) + t_{DBNC_nEN} .

Furthermore, this state is unlatched if power is removed from the IC (BATT voltage falls below approximately 1.8V). In all exit cases, the smart power selector controls the interaction between BATT and SYS until factory-ship mode is entered again (see the [Smart Power Selector](#) section).

Debounced Inputs (nEN, GPI, CHGIN)

nEN, CHGIN, and GPIO (when operating as an input, and `GNFG_GPIOx.DBEN_GPI = 1`), are debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. [Figure 12](#) shows an example timing diagram for the nEN debounce.




Figure 12. Debounced Inputs

Watchdog Timer (WDT)

The IC features a watchdog timer function for operational safety. If this timer expires without being cleared, the on/off controller causes the IC to enter the shutdown state and resets configuration registers. See the [On/Off Controller](#) and [On/Off Controller Transition Table](#) sections (transitions 0A and 0C) for more details.

Write `CNFG_WDT.WDT_EN = 1` through I²C to enable the timer. The watchdog timer period (t_{WD}) is configurable from 16 to 128 seconds in four steps with `CNFG_WDT.WDT_PER[1:0]`. The default timer period is 128 seconds. While the watchdog timer is enabled, the `CNFG_WDT.WDT_CLR` bit must be set through I²C periodically (within t_{WD}) to reset the timer and prevent shutdown. See the [Register Map](#) and [Figure 13](#) for additional details.




Figure 13. Watchdog Timer State Machine

The timer can be factory-programmed to be enabled by default, disabled by default, or locked from accidental disable. The `CNFG_WDT.WDT_LOCK` bit is read-only and must be configured at the factory. See [Table 5](#) for a full description.

Table 5. Watchdog Timer Factory-Programmed Safety Options

WDT_LOCK	WDT_EN	FUNCTION
0	0	Watchdog timer is disabled by default. Timer can be enabled or disabled by I ² C writes.
0	1	Watchdog timer is enabled by default. Timer can be enabled or disabled by I ² C writes.
1	0	Watchdog timer is disabled by default. Timer can be enabled by an I ² C write, but only a AVLRST can reset the <code>CNFG_WDT.WDT_EN</code> value back to 0. Timer can not be disabled by direct I ² C writes to <code>CNFG_WDT.WDT_EN</code> (write from 1 → 0 is ignored, write from 0 → 1 is accepted).
1	1	Watchdog timer is enabled by default. Nothing can disable the timer.

Detailed Description—SIMO Buck-Boost

The device has a micropower single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size. A single inductor is used to regulate three separate power outputs and one charging output, saving board space while delivering better total system efficiency than equivalent power solutions using one linear charger, one buck, and linear regulators.

The charging output of this 4-rail SIMO regulator is used to provide headroom control to reduce heat dissipation and improve overall system efficiency during the charging process. See the [Smart Power Selector Charger](#) section for more details.

For the three power outputs, the buck-boost configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

To further boost efficiency when the output voltage is always lower than the input, individual channels of the SIMO buck-boost converter can be configured to be in buck mode, reducing switching losses by toggling fewer switches compared to buck-boost mode. See the [SIMO Buck Mode](#) section for more details.

SIMO Features and Benefits

- Three Power Output Channels
- One Charging Output Channel
- Ideal for Low-Power Designs
 - Delivers 500mA at 1.8V Output in Buck Mode and 3.7V Input
- Small Solution Size
 - Multiple Outputs from a Single Inductor
- Flexible and Easy to Use
 - Buck and Buck-Boost Modes of Operation
 - Glitchless Transitions Between Buck and Buck-Boost Modes
 - Programmable Peak Inductor Current
 - Programmable On-Chip Active Discharge
- Long Battery Life
 - High Efficiency, > 90% at 1.8V Output in Buck Mode and 3.7V Input
 - Higher Total System Efficiency than Buck + LDOs Solution
 - Low Quiescent Current, 1µA per Output
 - Low Input Operating Voltage, 2.7V (min)

SIMO Detailed Block Diagram




Figure 14. SIMO Detailed Block Diagram (when CHGIN = 0V)

SIMO Control Scheme

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached ($I_{LIM} = CNFG_SBBx_B.IP_SBB[1:0]$). The inductor energy then discharges (M2 + M3_x) into the output until the current reaches zero (I_{ZX}). In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

Drive Strength

The SIMO regulator's drive strength for its internal power MOSFETs is adjustable using the CNFG_SBB_TOP.DRV_SBB[1:0] bitfield. The ideal value is determined experimentally for each application. For a PCB layout comparable to the MAX77659 EV kit, 0x0 is the best setting. Faster settings result in higher efficiency but generally require stricter layout rules or shielding to avoid additional EMI. Slower settings limit EMI in non-ideal settings (e.g., contained layout, antennae adjacent to the device, etc.). Change the drive strength only once during system initialization.

SIMO Soft-Start

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup (dV/dt_{SS}).

More output capacitance results in higher input current surges during startup. The following set of equations and example describes the input current surge phenomenon during startup.

In buck-boost mode, the current into the output capacitor (I_{CSBB}) during soft-start is:

$$I_{CSBB} = C_{SBB} \frac{dV}{dt_{SS}} \quad \left(\text{Equation 1} \right)$$

where:

- C_{SBB} is the capacitance on the output of the regulator
- dV/dt_{SS} is the voltage change rate of the output

The input current (I_{IN}) during soft-start is:

$$I_{IN} = \frac{(I_{CSBB} + I_{LOAD}) \frac{V_{SBBx}}{V_{IN}}}{\xi} \quad \left(\text{Equation 2} \right)$$

where:

- I_{CSBB} is from the calculation above
- I_{LOAD} is current consumed from the external load
- V_{SBBx} is the output voltage
- V_{IN} is the input voltage
- ξ is the efficiency of the regulator

For example, given the following conditions, the peak input current (I_{IN}) during soft-start is ~71mA:

Given:

- V_{IN} is 3.5V
- V_{SBB2} is 3.3V
- $C_{SBB2} = 10\mu\text{F}$
- $dV/dt_{SS} = 5\text{mV}/\mu\text{s}$
- $R_{LOAD2} = 330\Omega$ ($I_{LOAD2} = 3.3\text{V}/330\Omega = 10\text{mA}$)
- ξ is 80%

Calculation:

- $I_{CSBB} = 10\mu\text{F} \times 5\text{mV}/\mu\text{s}$ (from Equation 1)
- $I_{CSBB} = 50\text{mA}$
- $I_{IN} = \frac{(50\text{mA} + 10\text{mA}) \frac{3.3\text{V}}{3.5\text{V}}}{0.85}$ (from Equation 1)
- $I_{IN} \sim 71\text{mA}$

SIMO Registers

Each SIMO buck-boost channel has a dedicated register to program its target output voltage (CNFG_SBBx_A.TV_SBBx[6:0]) and its peak current limit (CNFG_SBB_TOP_B.IP_SBBx[1:0]). Additional controls are available for enabling/disabling the active-discharge resistors (CNFG_SBBx_B.ADE_SBBx), buck mode (CNFG_SBBx_B.OP_MODE), as well as enabling/disabling the SIMO buck-boost channels (CNFG_SBBx_B.EN_SBBx[2:0]). For a full description of bits, registers, default values, and reset conditions, see the [Register Map](#) for more details.

SIMO Active Discharge Resistance

Each SIMO buck-boost channel has an active-discharge resistor (R_{AD_SBBx}) that is automatically enabled/disabled based on a CNFG_SBBx_B.ADE_SBBx bit and the status of the SIMO regulator. The active discharge feature may be enabled (CNFG_SBBx_B.ADE_SBBx = 1) or disabled (CNFG_SBBx_B.ADE_SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever V_{SYS} is below $V_{SYSUVLO}$ and above V_{POR} .

These resistors discharge the output when CNFG_SBBx_B.ADE_SBBx = 1, and their respective SIMO channel is off. If the regulator is forced on through CNFG_SBBx_B.EN_SBBx[2:0] = 0b110 or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when V_{SYS} is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

SIMO Buck Mode

If the input voltage at IN_SBB never falls below the output voltage of one or more SIMO converter channels, individual channels can be configured to be in buck mode with the CNFG_SBBx_B.OP_MODE bit. In buck mode, when an output needs service, switch M3_x remains closed and M4 remains open (see [Figure 14](#)). Only M1 and M2 are toggled as in a traditional buck converter. Efficiency is boosted due to three major factors:

- Reduced switching loss: Buck mode toggles only two switches versus the four in buck-boost mode. Therefore, there are less switching events during which power is consumed.
- Lower inductor core losses: Inductor current changes from 0A to peak current. The larger the change in current the inductor experiences, the more energy is lost in the inductor core in the form of heat. In buck mode, the peak current can be reduced since less inductor current is needed to support a load. Less inductor current is needed because of direct energy transfer. Direct energy transfer occurs while the inductor is charged when the input (IN_SBB) is connected directly to the output (SBBx) through the inductor. The input not only provides energy to charge the inductor but energy is also supplied to the output capacitor and load devices. Therefore, less current is needed to charge the inductor, which is used to charge the output capacitor in the next switching state.
- Less frequent charging cycles: In buck mode, the inductor is constantly connected to the serviced output during a switching cycle. In comparison, in buck-boost mode, the inductor is connected to the serviced output only when the inductor discharges. Thus, with the same peak inductor current limit, buck mode is capable of supplying higher load current than buck-boost mode. In addition, with the same load current and peak current limit, the switching frequency can be reduced with buck mode.

Maintain a minimum headroom of 0.7V between IN_SBB and SBBx in buck mode because inductor charge time ($dt = L \times I_{P_SBBx} / (V_{IN_SBB} - V_{SBBx})$) increases as the difference between the IN_SBB and SBBx voltages shrinks. As the inductor current takes longer to reach its peak, the output voltage can take too long to reach its target voltage, and the MAX77659 can trigger a fault flag.

Applications Information

SIMO Available Output Current

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels. Maxim offers a calculator (see the [Support Material](#) section) that outlines the available capacity for specific conditions. [Table 6](#) is an extraction from the calculator.

Table 6. SIMO Available Output Current for Common Applications

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3	EXAMPLE 4
V _{IN_SBB}	3.7V	3.7V	3.2V	3.4V
R _{L_DCR}	0.09Ω	0.09Ω	0.1Ω	0.12Ω
SBB0	1.0V at 100mA	1.0V at 80mA	1.2V at 50mA	1.2V at 20mA
SBB1	1.2V at 75mA	1.2V at 50mA	1.8V at 100mA	1.8V at 80mA
SBB2	1.8V at 50mA	1.8V at 40mA	3.3V at 30mA	3.3V at 10mA
Operating Mode	Buck	Buck	Buck/Buck-Boost	Buck/Buck-Boost
I _{P_SBB0}	0.5A	0.5A	0.5A	0.5A
I _{P_SBB1}	0.75A	0.5A	0.5A	0.5A
I _{P_SBB2}	0.5A	0.5A	0.75A	0.5A
Utilized Capacity	81%	69%	78%	49%

* $ESR_{C_IN} = ESR_{C_OUT} = 5m\Omega$, $L = 1.5\mu H$

Inductor Selection

Choose an inductance from 1.0μH to 2.2μH; 1.5μH inductors work best for most designs. Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the [Output Capacitor Selection](#) section for more information on how to size your output capacitor to control ripple.

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels (I_{P_SBBx}). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.75A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system. For systems where the expected load currents are not well known, be conservative and choose the RMS current to be greater than or equal to half the higher maximum peak current limit setting [$I_{RMS} \geq \text{MAX}(I_{P_SBB0}, I_{P_SBB1}, I_{P_SBB2})/\sqrt{3}$]. This is a conservative choice because the SIMO buck-boost regulator implements a discontinuous conduction mode (DCM) control scheme, which returns the inductor current to zero each cycle.

Consider the DC-resistance (DCR), AC-resistance (ACR), and solution size of the inductor. Typically, smaller-sized inductors have larger DC-resistance and larger AC-resistance that reduces efficiency and the available output current. Note that many inductor manufacturers have inductor families which contain different versions of core material to balance trade-offs between DCR, ACR (i.e., core losses), and component cost. For this SIMO regulator, inductors with the lowest ACR in the 1.0MHz to 2.0MHz region tend to provide the best efficiency.

Input Capacitor Selection

Choose the input bypass capacitance (C_{IN_SBB}) to be 22 μ F. Larger values of C_{IN_SBB} improve the decoupling for the SIMO regulator.

C_{IN_SBB} reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e., $ESR \leq 5m\Omega$ and $ESL \leq 500pH$) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the SIMO (5.5V, max), use a capacitor with a voltage rating of 6.3V at minimum.

Boost Capacitor Selection

Choose the boost capacitance (C_{BST}) to be 10nF. Smaller values of C_{BST} result in insufficient gate drive for M3. Larger values of C_{BST} (> 10nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case sizes are recommended.

Output Capacitor Selection

Choose each output bypass capacitance (C_{SBBx}) based on the target output voltage ripple (ΔV_{SBBx}): typical values are 22 μ F. Larger values of C_{SBBx} improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance (L), the output voltage (V_{SBBx}), and the peak current limit setting (I_{P_SBBx}). See Equation 3 to estimate required, effective capacitance.

$$C_{SBBx} = \frac{I_{P_SBBx}^2 \times L}{2 \times V_{SBBx} \times \Delta V_{SBBx}} \text{(Equation 3)}$$

Maxim also offers a calculator (see the [Support Materials](#) section) to aid in the selection of the output capacitance. Note that most designs concern themselves with having enough capacitance on the output but there is also a maximum capacitance limitation that is calculated within the SIMO calculator; take care not to exceed the maximum capacitance.

C_{SBBx} is required to keep the output voltage ripple small. The impedance of the output capacitor (ESR, ESL) should be very low (i.e., $ESR \leq 5m\Omega$ and $ESL \leq 500pH$) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced as capacitor case sizes decrease. Due to this characteristic, in some use cases, an 0603 package size capacitor can perform well, while an 0402 package size capacitor of the same value performs poorly. The SIMO regulator is stable with low output capacitance (1 μ F) but the output voltage ripple would be large; consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

Example Component Selection

Pick input/output capacitors and the inductor for the given requirements:

- $V_{IN_SBB} = 3.7V$

Table 7. Design Requirements

	SBB0	SBB1	SBB2
Output Voltage	3.3V	1.8V	1.2V
Maximum Load Current	50mA	45mA	80mA
Maximum Voltage Ripple	50mV	30mV	30mV

Inductor, Peak Current Limit, and Input Capacitor

For the best efficiency, a 1.5µH inductor is chosen. For this example, assume the DFE201610E-1R5M inductor from Murata is used. This particular inductor has 91mΩ of DCR.

Since the load current is low, first choose the inductor current peak to be 0.333A for all outputs. Next, enter these values into Maxim's SIMO calculator as mentioned previously.

Symbol	Value	Unit	Per Channel Symbol	Per Channel Value			Unit	
				SBB0	SBB1	SBB2		
Input Section								
V _{IN}	3.7000	V	V _{OUT}	3.300	1.800	1.200	V	
L	1.50	µH	I _{OUT}	50.0	45.0	80.0	mA	
r _{L_DCR}	91	mΩ	C _{OUT}	Nominal	22.0	22.0	22.0	µF
				Effective	7.5	13.0	17.0	µF
T _{OPERATING}	25	°C	Channel Enabled?	Yes	Yes	Yes		
Device Settings Inputs								
Device	MAX77654/659		I _{L_Peak}	0.333	0.333	0.333	A	
			Operating Mode	Buck-Boost	Buck	Buck		
Calculation Results								
Device Characteristics								
			V _{OUT} Range	0.800V - 5.500V	0.800V - 5.500V	0.800V - 5.500V		
			Operating Mode	Buck-Boost	Buck	Buck		
Effective Output Capacitance								
			C _{OUT} Effective	7.5	13.0	17.0	µF	
Inductor Utilization								
Total Utilization	134.3%		Utilization	58.6%	27.1%	48.6%		
Current and Power								
			I _{OUT_Max}	0.085	0.166	0.165	A	
			P _{OUT_Max}	0.282	0.299	0.197	W	
Output Voltage Ripple								
			V _{OUT_ripple_no_load}	17.6	13.1	13.9	mV _{pp}	
				0.5%	0.7%	1.2%		
			V _{OUT_ripple_w_load}	15.6	11.0	10.9	mV _{pp}	
				0.5%	0.6%	0.9%		
			f _{OUT_ripple}	2047.4	501.2	805.3	kHz	
			V _{OUT_peak}	3.301	1.805	1.203	V	
			V _{OUT_valley}	3.286	1.794	1.192	V	

Figure 15. Component Selection—High Utilization

As shown in Figure 15, the utilization is over 100%, which leads to output voltage droop. To lower utilization, increase the

inductor peak current limits. For this example, 0.75A is used for SBB0 and 0.5A for SBB1 and SBB2. Figure 16 shows the utilization of less than 80%. Using 0.5A for the inductor peak current limit has the added benefit of increased efficiency.

Symbol	Value	Unit	Per Channel Symbol	Per Channel Value			Unit
				SBB0	SBB1	SBB2	
Input Section							
V _{IN}	3.7000	V	V _{OUT}	3.300	1.800	1.200	V
L	1.50	μH	I _{OUT}	50.0	45.0	80.0	mA
r _{L_DCR}	91	mΩ	C _{OUT}	Nominal	22.0	22.0	22.0
					Effective	7.5	13.0
T _{OPERATING}	25	°C	Channel Enabled?	Yes	Yes	Yes	
Device Settings Inputs							
Device	MAX77654/659		I _{L_Peak}	0.750	0.500	0.500	A
			Operating Mode	Buck-Boost	Buck	Buck	
Calculation Results							
Device Characteristics							
			V _{OUT} Range	0.800V - 5.500V	0.800V - 5.500V	0.800V - 5.500V	
			Operating Mode	Buck-Boost	Buck	Buck	
Effective Output Capacitance							
			C _{OUT} Effective	7.5	13.0	17.0	μF
Inductor Utilization							
Total Utilization	77.6%		Utilization	27.0%	18.1%	32.5%	
Current and Power							
			I _{OUT_Max}	0.185	0.249	0.246	A
			P _{OUT_Max}	0.610	0.449	0.296	W
Output Voltage Ripple							
			V _{OUT_ripple_no_load}	36.1	24.4	24.5	mV _{pp}
				1.1%	1.4%	2.0%	
			V _{OUT_ripple_w_load}	30.8	21.0	19.6	mV _{pp}
				0.9%	1.2%	1.6%	
			f _{OUT_ripple}	419.3	221.8	361.7	kHz
			V _{OUT_peak}	3.312	1.813	1.209	V
			V _{OUT_valley}	3.281	1.792	1.189	V

Figure 16. Component Selection—Final Current Peak Limits

To support the selected peak currents, choose 22μF for the input capacitor.

Output Capacitors

Using Equation 3 and the selected inductor current peak limits, the minimum output capacitances required are:

$$C_{SBB0_min} = \frac{I_{P_SBB0}^2 \times L}{2 \times V_{SBB0} \times \Delta V_{SBB0}} = \frac{1^2 \times 2.2 \times 10^{-6} \text{ A}^2 \times H}{2 \times 3.3 \times 0.05 \sqrt{2}} = 6.67 \mu\text{F}$$

$$C_{SBB1_min} = \frac{I_{P_SBB1}^2 \times L}{2 \times V_{SBB1} \times \Delta V_{SBB1}} = \frac{0.5^2 \times 2.2 \times 10^{-6} \text{ A}^2 \times H}{2 \times 1.8 \times 0.03 \sqrt{2}} = 5.09 \mu\text{F}$$

$$C_{SBB2_min} = \frac{I_{P_SBB2}^2 \times L}{2 \times V_{SBB2} \times \Delta V_{SBB2}} = \frac{0.5^2 \times 2.2 \times 10^{-6} \text{ A}^2 \times H}{2 \times 1.2 \times 0.03 \sqrt{2}} = 7.64 \mu\text{F}$$

For this example, the 22 μF GRM188R61A226ME15 is chosen for all three outputs. The effective capacitance after derating is the following:

$$C_{SBB0} = 8.113 \mu\text{F}$$

$$C_{SBB1} = 13.828 \mu\text{F}$$

$$C_{SBB2} = 16.793 \mu\text{F}$$

Go back to the calculator and enter the capacitance for each channel. [Figure 17](#) shows the expected ripples, which fit the requirements.

Symbol	Value	Unit	Per Channel Symbol	Per Channel Value			Unit
				SBB0	SBB1	SBB2	
Input Section							
V _{IN}	3.7000	V	V _{OUT}	3.300	1.800	1.200	V
L	1.50	μH	I _{OUT}	50.0	45.0	80.0	mA
r _{L_DCR}	91	mΩ	C _{OUT}	Nominal	22.0	22.0	22.0
					Effective	8.1	13.8
T _{OPERATING}	25	°C	Channel Enabled?	Yes	Yes	Yes	
Device Settings Inputs							
Device	MAX77654/659		I _{L_Peak}	0.750	0.500	0.500	A
			Operating Mode	Buck-Boost	Buck	Buck	
Calculation Results							
Device Characteristics							
			V _{OUT} Range	0.800V - 5.500V	0.800V - 5.500V	0.800V - 5.500V	
			Operating Mode	Buck-Boost	Buck	Buck	
Effective Output Capacitance							
			C _{OUT} Effective	8.1	13.8	16.8	μF
Inductor Utilization							
Total Utilization	77.6%		Utilization	27.0%	18.1%	32.5%	
Current and Power							
			I _{OUT_Max}	0.185	0.249	0.246	A
			P _{OUT_Max}	0.610	0.448	0.296	W
Output Voltage Ripple							
			V _{OUT_ripple_no_load}	33.4	23.0	24.8	mV _{pp}
				1.0%	1.3%	2.1%	
			V _{OUT_ripple_w_load}	28.5	19.8	19.9	mV _{pp}
				0.9%	1.1%	1.7%	
			f _{OUT_ripple}	419.5	221.9	361.7	kHz
			V _{OUT_peak}	3.311	1.812	1.209	V
			V _{OUT_valley}	3.282	1.792	1.189	V

Figure 17. Component Selection—Expected Ripple

Summary

- $L = 1.5\mu\text{H}$
- $C_{\text{IN_SBB}} = 22\mu\text{F}$
- Total Switching Utilization = 76%

Table 8. Summary of Design for Component Selection Example

	SBB0	SBB1	SBB2
$I_{\text{P_SBBx}}$	0.75A	0.5A	0.5A
C_{SBBx} (nominal)	22 μF	22 μF	22 μF
ΔV_{SBBx}	33.4mV	23.0mV	24.8mV

Real applications should also consider the minimum input voltage since the battery discharges. The following is a summary using the same components but an input voltage of 3.0V instead. The switching utilization increased to 80.7%, slightly above 80%.

- $L = 1.5\mu\text{H}$
- $C_{\text{IN_SBB}} = 22\mu\text{F}$
- Total Switching Utilization = 80.7%

Table 9. Summary of Design with Lower Input Voltage

	SBB0	SBB1	SBB2
$I_{\text{P_SBBx}}$	0.75A	0.5A	0.5A
C_{SBBx} (nominal)	22 μF	22 μF	22 μF
ΔV_{SBBx}	36.3mV	28.8mV	28.4mV

SIMO Switching Frequency

The SIMO buck-boost regulator uses a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the operating mode, input voltage, output voltage, load current, and inductance. Output capacitance is a minor factor in SIMO switching frequency. Maxim offers a SIMO calculator (see the [Support Material](#) section) to estimate expected switching frequency.

At no load, switching frequencies can be as low as 10Hz. For the 3.7V input to 1.2V output channel from the [Example Component Selection](#) section, the switching frequency is about 327kHz.

[Table 10](#) lists how different factors increase or decrease switching frequency.

Table 10. Switching Frequency Control

FACTOR	INCREASING FREQUENCY	DECREASING FREQUENCY
Inductor Current Peak Limit	Lower Peak Limit	Higher Peak Limit
Operating Mode	Buck-Boost Mode	Buck Mode
Inductor	Decrease Inductance	Increase Inductance
Output Capacitor	Decrease Capacitance	Increase Capacitance
Input Voltage	Higher Voltage	Lower Voltage
Output Voltage	Higher Voltage	Lower Voltage
Load Current	Higher Current	Lower Current

Unused Outputs

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, the charged inductor experiences an open circuit, and the output voltage soars above the absolute maximum rating, damaging the device. If an output is not used, do one of the following:

1. Disable the output (CNFG_SBBx_B.EN_SBBx[2:0] = 0x4 or 0x5) and connect the output to ground. If an unused output is default enabled or can be accidentally enabled, do one of the following recommendations instead.
2. Bypass the unused output with a 1 μ F capacitor to ground.
3. Connect the unused output to IN_SBB or a different output channel if the unused output is programmed to a lower voltage. Since the output voltage is higher than the unused output, the regulator does not service the unused output even if it is unintentionally enabled.
 - Note that some OTP options have the active-discharge resistors enabled by default. Connecting an unused output to IN_SBB is not recommended if the active discharge is enabled by default. If connecting the unused output to a different channel, disable the active-discharge resistor (CNFG_SBBx_B.ADE_SBBx = 0) of the unused channel.

PCB Layout Guide

Capacitors

Place decoupling capacitors as close as possible to the IC such that connections from capacitor pads to pin and from capacitor pads to ground pins are short. Keeping the connections short lowers parasitic inductance and resistance, improving performance and shrinking the physical size of hot loops.

If connections to the capacitors are through vias, use multiple vias to minimize parasitics. Also, connect loads to the capacitor pads rather than the device pins.

Most critical are the capacitors for the switching regulator: input capacitor at IN_SBB and output capacitors at SBBx.

Input Capacitor at IN_SBB

Minimize the parasitic inductance from PGND to input capacitor to IN_SBB to reduce ringing on the LXA voltage.

Output Capacitors at SBBx

The output capacitors experience large changes in current as the regulator charges (buck mode) and discharges (both modes) the inductor. In buck mode, the capacitor current ramps up at the same rate as mentioned in the previous section. In buck-boost mode, the capacitor current ramps up very quickly. In both modes, the capacitor current ramps down at a rate of $\frac{dI_{C_SBBx}}{dt} = \frac{V_{SBBx}}{L}$ from the inductor peak current. Since the ramp down can occur in less than 1 μ s, and the current increases rapidly for buck-boost mode, minimize parasitic inductance from SBBx to output capacitor to PGND.

Inductor

Keep the inductor close to the IC to reduce trace resistance; however, prioritize any regulator input/output capacitors over the inductor. Use the appropriate trace width from LXA to inductor to LXB to support the peak inductor current. Likewise, if there are vias in the path, use an appropriate amount of vias to support the peak current.

Ground Connections

As the switching regulator charges and discharges the inductor, current flows from PGND to the input capacitor ground, from output capacitor ground to PGND, or from output capacitor ground to input capacitor ground. Therefore, use a wide, continuous copper plane to connect PGND to the capacitor grounds.

When connecting the GND and PGND pins together, ensure noise from the power ground does not enter the analog ground (where GND is connected). For example, assuming the ground pins are connected through a solid ground plane on an internal layer, one via connecting GND to the internal ground plane can be sufficient to protect GND from most of the noise in the power-ground plane. Likewise, if there are other higher current or noisy circuitry near this device, avoid connecting the GND pin directly to their grounds.

For more guidelines on proper grounding, visit: <https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html>.

Detailed Description—Smart Power Selector Charger

The switching Li+ charger implements a power path with Maxim's Smart Power Selector. This allows separate input current limit and battery charge current settings. Batteries charge faster because of the headroom tracking provided by the SIMO buck-boost output. And with the supervision of the Smart Power Selector, the charge current is independently regulated and not shared with variable system loads. See the [Smart Power Selector](#) section for more information.

The programmable constant-current charge rate (7.5mA to 300mA) supports a wide range of battery capacities. The charger's programmable battery regulation voltage range (3.6V to 4.6V) supports a wide variety of cell chemistries. Small battery capacities are supported; the charger accurately terminates charging by detecting battery currents as low as 0.375mA.

To enhance charger safety, an NTC thermistor provides temperature monitoring in accordance with the JEITA recommendations. See the [Adjustable Thermistor Temperature Monitors](#) section for more information.

Switching Charger Implementation with SIMO Architecture

When CHGIN voltage is higher than IN_SBB, all internal circuits (AVL) and the SIMO regulator (PVL) are powered by CHGIN. SYS voltage is provided by the SBB3 output of the SIMO regulator.

To meet the required fast charge current capability, the peak inductor current limit has to be adjusted accordingly with CNFG_SBB_TOP_B.IP_SBB3[1:0].

Charger Symbol Reference Guide

[Table 11](#) lists the names and functions of charger-specific signals and if they can be programmed through I²C serial communication. See the [Electrical Characteristics](#) and [Register Map](#) for more information.

Table 11. Charger Quick Symbol Reference Guide

SYMBOL	NAME	I ² C PROGRAMMABLE?
V _{CHGIN_OVP}	CHGIN overvoltage threshold	No
V _{CHGIN_UVLO}	CHGIN undervoltage-lockout threshold	No
V _{SYS-MIN}	Minimum SYS voltage regulation setpoint	No
V _{SYS_HDRM}	SYS Headroom Voltage Regulation	No
V _{FAST-CHG}	Fast-charge constant-voltage level	Yes, through CNFG_CHG_G.CHG_CV[5:0]
I _{FAST-CHG}	Fast-charge constant-current level	Yes, through CNFG_CHG_G.E.CHG_CC[5:0]
I _{PQ}	Prequalification current level	Yes, through CNFG_CHG_B.I_PQ
V _{PQ}	Prequalification voltage threshold	Yes, through CNFG_CHG_C.CHG_PQ[2:0]
I _{TERM}	Termination current level	Yes, through CNFG_CHG_C.I_TERM[1:0]
T _{J-REG}	Die temperature regulation setpoint	Yes, through CNFG_CHG_D.TJ_REG[2:0]
t _{PQ}	Prequalification safety timer	No
t _{FC}	Fast-charge safety timer	Yes, through CNFG_CHG_E.T_FAST_CHG[1:0]
t _{TO}	Top-off timer	Yes, through CNFG_CHG_C.T_TOPOFF[2:0]

[Figure 18](#) indicates the high-level functions of each control circuit within the battery-to-system switch.




Figure 18. Q_{BAT} Control Loops

Smart Power Selector

The Smart Power Selector seamlessly distributes power from the input (CHGIN) to the battery (BATT) and the system (SYS). The Smart Power Selector basic functions are:

- When the system load current is less than the SIMO output current capability, the battery is charged with residual power from SBB3_CHG.
- When a valid input source is connected, the system regulates to V_{SYS_MIN} or $V_{BATT} + V_{SYS_HDRM}$, whichever is higher, to power system loads regardless of the battery's voltage (instant on).
- When the system load current exceeds SBB3 load current capability, the battery provides additional current to the system (supplement mode).
- When the battery is finished charging and an input source is present to power the system, the battery remains disconnected from the system.
- When the battery is connected and there is no input power, the system is powered from the battery.

Die Temperature Regulation

If the die temperature exceeds T_{J_REG} (programmed by `CNFG_CHG_D.TJ_REG[2:0]`) the charger attempts to limit the temperature increase by reducing the battery charge current. The `STAT_CHG_A.TJ_REG_STAT` bit asserts whenever charge current is reduced due to this loop. The charger's current sourcing capability to SYS remains unaffected when `STAT_CHG_A.TJ_REG_STAT` is high. A maskable interrupt (`INT_CHG.TJ_REG_I`) asserts to signal a change in `STAT_CHG_A.TJ_REG_STAT`. Use the `INT_CHG.TJ_REG_I` interrupt to signal the system processor to reduce loads on SYS to reduce total system temperature.

Charger State Machine

The battery charger follows a strict state-to-state progression to ensure that a battery is charged safely. The status bitfield `STAT_CHG_B.CHG_DTLS[3:0]` reflects the charger's current operational state. A maskable interrupt (`INT_CHG.CHG_I`) is available to signal a change in `STAT_CHG_B.CHG_DTLS[3:0]`.




Figure 19. Charger State Diagram

Charger-Off State

The charger is off when CHGIN is invalid, the charger is disabled, or the battery is fresh.

CHGIN is invalid when the CHGIN input is invalid ($V_{CHGIN} < V_{CHGIN_UVLO}$ or $V_{CHGIN} > V_{CHGIN_OVP}$). While CHGIN is invalid, the battery is connected to the system. CHGIN voltage quality can be separately monitored by the STAT_CHG_B.CHGIN_DTLS[1:0] status bitfield. See the [Register Map](#) section for details.

The charger is disabled when the charger enable bit is 0 (CNFG_CHG_B.CHG_EN = 0). The battery is connected or disconnected to the system depending on the validity of V_{CHGIN} while CNFG_CHG_B.CHG_EN = 0. See the [Smart Power Selector](#) section.

The battery is fresh when CHGIN is valid and the charger is enabled (CNFG_CHG_B.B.CHG_EN = 1) and the battery is not low by $V_{RESTART}$ ($V_{BATT} > V_{FAST-CHG} - V_{RESTART}$). The battery is disconnected from the system and not charged while the battery is fresh. The charger state machine exits this state and begins charging when the battery becomes low by $V_{RESTART}$ (100mV, typ). This condition is functionally similar to done state. See the [Done State](#) section.

Prequalification State

The prequalification state is intended to assess a low-voltage battery's health by charging at a reduced rate. If the battery voltage is less than the V_{PQ} threshold, the charger is automatically in prequalification. If the cell voltage does not exceed V_{PQ} in 30 minutes (t_{PQ}), the charger faults. The prequalification charge rate is a percentage of $I_{FAST-CHG}$ and is programmable with CNFG_CHG_B.I_PQ. The prequalification voltage threshold (V_{PQ}) is programmable through CNFG_CHG_C.CHG_PQ[2:0].

Fast-Charge States

When the battery voltage is above V_{PQ} , the charger transitions to the fast-charge (CC) state. In this state, the charger delivers a constant current ($I_{FAST-CHG}$) to the cell. The constant current level is programmable from 7.5mA to 300mA by CNFG_CHG_E.CHG_CC[5:0].

When the cell voltage is below $V_{SYS_MIN} - V_{SYS_HDRM}$, SYS voltage is regulated to V_{SYS_MIN} to stay above V_{SYS_UVLO} ; when the cell voltage is above $V_{SYS_MIN} - V_{SYS_HDRM}$ and below $V_{FAST-CHG}$, SYS voltage is regulated to $V_{BATT} + V_{SYS_HDRM}$ to minimize heat dissipation on the QBAT FET while maintaining sufficient headroom to regulate the charging current.

When the cell voltage reaches $V_{FAST-CHG}$, the charger state machine transitions to fast-charge (CV). $V_{FAST-CHG}$ is programmable with CNFG_CHG_G.CHG_CV[5:0] from 3.6V to 4.6V. The charger holds the battery's voltage constant at $V_{FAST-CHG}$ while in the fast-charge (CV) state while maintaining the specified headroom voltage CNFG_CHG_D.VSYS_HDRM between SYS and BATT. As the battery approaches full, the current accepted by the battery reduces. When the charger detects that the battery charge current has fallen below I_{TERM} , the charger state machine enters the top-off state.

A fast-charge safety timer starts when the state machine enters fast-charge (CC) or JEITA-modified fast-charge (CC) from a non-fast-charge state. The timer continues to run through all fast-charge states regardless of JEITA status. The timer length (t_{FC}) is programmable from 3 hours to 7 hours in 2 hour increments with CNFG_CHG_E.T_FAST_CHG[1:0]. If it is desired to charge without a safety timer, program CNFG_CHG_E.T_FAST_CHG[1:0] with 0b00 to disable the feature. If the timer expires before the fast-charge states are exited, the charger faults. See the [Fast-Charge Timer Fault State](#) section for more information.

If the charge current falls below 20% of the programmed value during fast-charge (CC), the safety timer pauses. The timer also pauses for the duration of supplement mode events. The STAT_CHG_B.TIME_SUS bit indicates the status of the fast-charge safety timer. See the [Register Map](#) section for more details.

Headroom Control

To reduce heat dissipation over the QBAT FET, headroom voltage tracking is implemented by the charging output of the SIMO regulator to minimize the voltage drop over the the QBAT FET while providing enough headroom to regulate the charging current. The headroom voltage is specified by CNFG_CHG_D.VSYS_HDRM. It can be programmed to be 150mV or 200mV. See the [Typical Charge Profile](#) for the illustration of the headroom tracking implementation during fast charging process.

Top-Off State

The top-off state is entered when the battery charge current falls below I_{TERM} during the fast-charge (CV) state. I_{TERM} is a percentage of $I_{FAST-CHG}$ and is programmable through `CNFG_CHG_C.I_TERM[1:0]`. While in the top-off state, the battery charger continues to hold the battery's voltage at $V_{FAST-CHG}$. A programmable top-off timer starts when the charger state machine enters the top-off state. When the timer expires, the charger enters the done state. The top-off timer value (t_{TO}) is programmable from 0 minutes to 35 minutes with `CNFG_CHG_C.T_TOPOFF[2:0]`. If it is desired to stop charging as soon as battery current falls below I_{TERM} , program t_{TO} to 0 minutes.

Done State

The charger enters the done state when the top-off timer expires. The battery remains disconnected from the system during done. The charger restarts if the battery voltage falls more than $V_{RESTART}$ (100mV, typ) below the programmed $V_{FAST-CHG}$ value.

Prequalification Timer Fault State

The prequalification timer fault state is entered when the battery's voltage fails to rise above V_{PQ} in t_{TO} (30 minutes, typ) from when the prequalification state was first entered. If a battery is too deeply discharged, damaged, or internally shorted, the prequalification timer fault state can occur. During the timer fault state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the prequalification timer fault state, toggle the charger enable (`CNFG_CHG_B.CHG_EN`) bit or unplug and replug the external voltage source connected to CHGIN.

Fast-Charge Timer Fault State

The charger enters the fast-charge timer fault state if the fast-charge safety timer expires. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the fast-charge timer fault state, toggle the charger enable bit (`CNFG_CHG_B.CHG_EN`) or unplug and replug the external voltage source connected to CHGIN.

Battery Temperature Fault State

If the thermistor monitoring circuit reports that the battery is either too hot or too cold to charge (as programmed by `CNFG_CHG_A.THM_HOT[1:0]` and `CNFG_CHG_A.THM_COLD[1:0]`), the state machine enters the battery temperature fault state. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. This state can only be entered if the thermistor is enabled (`CNFG_CHG_F.THM_EN = 1`). The battery temperature fault state has priority over any other fault state and can be exited when the thermistor is disabled (`CNFG_CHG_F.THM_EN = 0`) or when the battery returns to an acceptable temperature. When this fault state is exited, the state machine returns to the last state it was in before the battery temperature fault state was entered.

All active charger timers (fast-charge safety timer, prequalification timer, or top-off timer) are paused in this state. When the charger exits this state, the prequalification timer resumes while the fast-charge safety and top-off timers reset.

The `STAT_CHG_A.THM_DTLS[2:0]` bitfield reports battery temperature status. See the [Adjustable Thermistor Temperature Monitors](#) and the [Register Map](#) sections for more information.

JEITA-Modified States

If the thermistor is enabled (`CNFG_CHG_F.THM_EN = 1`), then the charger state machine is allowed to enter the JEITA-modified states. These states are entered if the charger's temperature monitors indicate that the battery temperature is either warm (greater than T_{WARM}) or cool (lesser than T_{COOL}). See the [Adjustable Thermistor Temperature Monitors](#) section for more information about setting the temperature thresholds.

The charger's current and voltage parameters change from $I_{FAST-CHG}$ and $V_{FAST-CHG}$ to $I_{FAST-CHG_JEITA}$ and $V_{FAST-CHG_JEITA}$ while in the JEITA-modified states. The JEITA modified parameters can be independently set to lower voltage and current values so that the battery can charge safely over a wide range of ambient temperatures. If the battery temperature returns to normal, or the thermistor is disabled (`CNFG_CHG_.THM_EN = 0`), the charger exits the JEITA-modified states.

Typical Charge Profile

A typical battery charge profile (and state progression) is illustrated in [Figure 20](#).




Figure 20. Example Charge Profile

Charger Applications Information

CHGIN/SYS/BATT Capacitor Selection

Bypass CHGIN to GND with a 47 μ F ceramic capacitor to minimize input voltage ripple. Larger values increase decoupling for the linear charger but increase inrush current from the DC charge source when the product/IC is first connected to a source through a cable/plug. If the DC charging source is an upstream USB device, limit the maximum CHGIN input capacitance based on the appropriate USB specification (considering voltage derating of the capacitors, the typical effective capacitance should be no more than 10 μ F). Bypass SYS to GND with a 22 μ F ceramic capacitor. This capacitor ensures the stability of SYS while it is regulated from CHGIN. Larger values of SYS capacitance increase decoupling for all SYS loads. The effective value of the SYS capacitor must be greater than 4 μ F and no more than 100 μ F. See the [Output Capacitor Selection](#) section for more details.

Bypass BATT to GND with a 4.7 μ F ceramic capacitor. This capacitor stabilizes the BATT voltage regulation loop. The effective value of the BATT capacitor must be greater than 1 μ F.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

Detailed Description—Adjustable Thermistor Temperature Monitors

The optional use of a negative temperature coefficient (NTC) thermistor (thermally coupled to the battery) enables the charger to operate safely over the JEITA temperature range. When the thermistor is enabled (CNFG_CHG_F.THM_EN = 1), the charger continuously monitors the voltage at the THM pin to sense the temperature of the battery being charged.

See [Figure 21](#) for a visual example of the following:

- If the battery temperature is higher than T_{COOL} and lower than T_{WARM} , the battery charges normally with the normal values for $V_{FAST-CHG}$ and $I_{FAST-CHG}$. The charger state machine does not enter JEITA-modified states while the battery temperature is normal.
- If the battery temperature is either above T_{WARM} but below T_{HOT} , or, below T_{COOL} but above T_{COLD} , the battery charges with the JEITA-modified voltage and current values. These modified values, $V_{FAST-CHG_JEITA}$ and $I_{FAST-CHG_JEITA}$, are programmable through CNFG_CHG_H.CHG_CV_JEITA[5:0] and CNFG_CHG_F.CHG_CC_JEITA[5:0], respectively. These values are independently programmable from the unmodified $V_{FAST-CHG}$ and $I_{FAST-CHG}$ values and can even be programmed to the same values if an automatic response to a warm or cool battery is not desired. The charger state machine enters JEITA-modified states while the battery temperature is outside of normal.
- If the battery temperature is either above T_{HOT} or below T_{COLD} , the charger follows the JEITA recommendation and pauses charging. The charger state machine enters battery temperature fault state while charging is paused due to extremely high or low temperatures.

The battery's temperature status is reflected by the STAT_CHG_A.THM_DTLS[2:0] status bitfield. A maskable interrupt (INT_CHG.THM_I) signals a change in status. See the [Register Map](#) for more information. To completely disable the charger's automatic response to battery temperature, disable the feature by programming CNFG_CHG_F.THM_EN = 0.




Figure 21. Safe-Charging Profile Example

The voltage thresholds corresponding to the JEITA temperature thresholds are independently programmable through CNFG_CHG_A.THM_HOT[1:0], CNFG_CHG_A.THM_WARM[1:0], CNFG_CHG_A.THM_COOL[1:0], and CNFG_CHG_A.THM_COLD[1:0]. Each threshold can be programmed to one of four voltage options spanning 15°C for an NTC beta of 3380K. See the [Configurable Temperature Thresholds](#) section and the [Register Map](#) for more information.

Thermistor Bias

An external ADC can optionally perform conversions on the THM and TBIAS pins to measure the battery's temperature. An on-chip analog multiplexer is used to route these nodes to the AMUX pin. The operation of the analog multiplexer does not interfere with the charger's temperature monitoring comparators or the charger's automatic JEITA response. See the [Analog Multiplexer](#) section for more information.

The NTC thermistor's bias source (TBIAS) is outlined as follows:

- If CHGIN is valid and the thermistor is enabled (CNFG_CHG_F.THM_EN = 1), the thermistor is biased, so the charger can automatically respond to battery temperature changes.
- If the analog multiplexer connects THM or TBIAS to AMUX, then the thermistor is biased, so an external ADC can perform a meaningful temperature conversion.




Figure 22. Thermistor Bias State Diagram

The AMUX pin is a buffered output. The operation of the analog multiplexer and external ADC does not collide with the function of the on-chip temperature monitors. Both functions can be used simultaneously with no ill effect.

Configurable Temperature Thresholds

Temperature thresholds for different NTC thermistor beta values are listed in [Table 12](#). The largest possible programmable temperature range can be realized by using an NTC with a beta of 3380K. Using a larger beta compresses the temperature range. The trip voltage thresholds are programmable with the CNFG_CHG_A.THM_HOT[1:0], CNFG_CHG_A.THM_WARM[1:0], CNFG_CHG_A.THM_COOL[1:0], and CNFG_CHG_A.THM_COLD[1:0] bitfields. All possible programmable trip voltages are listed in [Table 12](#).

Table 12. Trip Temperatures vs. Trip Voltages for Different NTC β

TRIP VOLTAGE (V)	TRIP TEMPERATURES (°C)					
	3380K	3435K	3940K	4050K	4100K	4250K
1.024	-10.0	-9.5	-5.6	-4.8	-4.5	-3.5
0.976	-5.0	-4.6	-1.1	-0.5	-0.2	0.6
0.923	0.0	0.3	3.3	3.8	4.1	4.8
0.867	5.0	5.3	7.7	8.1	8.3	8.9
0.807	10.0	10.2	12.0	12.4	12.5	12.9
0.747	15.0	15.1	16.4	16.6	16.7	17.0
0.511	35.0	34.8	33.5	33.3	33.2	32.9
0.459	40.0	39.8	37.8	37.4	37.3	36.8
0.411	45.0	44.7	42.0	41.5	41.3	40.7
0.367	50.0	49.6	46.2	45.6	45.3	44.6
0.327	55.0	54.5	50.4	49.7	49.3	48.4
0.291	60.0	59.4	54.6	53.7	53.3	52.2

These are theoretical values computed by a formula. Refer to the particular NTC's data sheet for more accurate measured data. In all cases, select the value of R_{BIAS} to be equal to the NTC's effective resistance at +25°C.

Applications Information

Using Different Thermistor β

If an NTC with a beta larger than 3380K is used and the resulting available programmable temperature range is undesirably small, then two adjusting resistors can be used to expand the temperature range. R_S and R_P can be optionally added to the NTC thermistor circuit shown in [Figure 23](#) to expand the range of programmable temperature thresholds.




Figure 23. Thermistor Circuit with Adjusting Series and Parallel Resistors

Select values for R_S and R_P based on the information shown in [Table 13](#).

Table 13. Example R_S and R_P Correcting Values for NTC β Above 3380K

PARAMETER	UNIT	TARGET NTC CASE	CASE 1		CASE 2		CASE 3	
NTC Thermistor Beta	K	3380	3940		4050		4250	
25°C NTC Resistance	k Ω	10	10		47		100	
R_{BIAS}		10	10		47		100	
Adjusting Parallel Resistor, R_P		Open	Open	200	Open	680	Open	1300
Adjusting Series Resistor, R_S		Short	Short	0.62	Short	3.3	Short	9.1
R_{NTC} at 1.024V _{COOLD} Threshold		45.24	45.24	578.5	212.6	306.1	452.4	684.8
R_{NTC} at 0.867V _{COOL} Threshold		22.61	22.61	248.8	106.3	122.7	226.1	264.7
R_{NTC} at 0.459V _{WARM} Threshold		5.81	5.81	5.36	27.3	25.1	58.1	51.7
R_{NTC} at 0.291V _{HOT} Threshold		3.04	3.04	2.46	14.3	112.7	30.4	22.0
T_{ACTUAL} at V _{COOLD} (-10°C Expected)	°C	-10.03	-5.56	-9.96	-4.82	-11.14	-3.55	-10.46
T_{ACTUAL} at V _{COOL} (5°C Expected)		4.98	7.66	5.76	8.10	5.33	8.86	5.94
T_{ACTUAL} at V _{WARM} (40°C Expected)		40.02	37.79	39.76	37.43	39.40	36.82	39.48
T_{ACTUAL} at V _{HOT} (60°C Expected)		60.04	54.56	60.37	53.68	60.02	52.21	60.4

NTC Thermistor Selection

Popular NTC thermistor options are listed in [Table 14](#).

Table 14. NTC Thermistors

MANUFACTURER	PART	β -CONSTANT (25°C/50°C)	R (Ω) AT 25°C	CASE SIZE
TDK	NTCG063JF223HTBX	3380K	22k	0201
Murata	NCP03XH103F05RL	3380K	10k	0201
Murata	NCP15XH103F03RC	3380K	10k	0402
TDK	NTCG103JX103DT1	3380K	10k	0402
Cantherm	CMFX3435103JNT	3435K	10k	0402
Murata	NCP15XV103J03RC	3900K	10k	0402
Panasonic	ERT-JZEP473J	4050K	47k	0201
Panasonic	ABNTC-0402-473J-4100F-T	4100K	47k	0402
Murata	NCP15WF104F03RC	4250K	100k	0402

Detailed Description—Analog Multiplexer

An external ADC can be used to measure the chip's various signals for general functionality or on-the-fly power monitoring. The CNFG_CHG_I.MUX_SEL[3:0] bitfield controls the internal analog multiplexer responsible for connecting the proper channel to the AMUX pin. Each measurable signal is listed in [Table 15](#) with its appropriate multiplexer channel.

The voltage on the AMUX pin is a buffered output that ranges from 0V to VFS (1.25V, typ). The buffer has 50 μ A of quiescent current consumption and is only active when a channel is selected (CNFG_CHG_I.MUX_SEL[3:0] \neq 0b0000). Disable the buffer by programming CNFG_CHG_I.MUX_SEL[3:0] to 0b0000 when not actively converting the voltage on AMUX. The AMUX output is high-impedance while CNFG_CHG_I.MUX_SEL[3:0] is 0b0000.

[Table 15](#) shows how to translate the voltage signal on the AMUX pin to the value of the parameter being measured. See the [Electrical Characteristics](#) table and the [Register Map](#) for more details.

Table 15. AMUX Signal Transfer Functions

SIGNAL	MUX_SEL[3:0]	TRANSFER FUNCTION	FULL-SCALE SIGNAL MEANING (V _{AMUX} = 1.25V)	ZERO-SCALE SIGNAL MEANING (V _{AMUX} = 0V)
CHGIN Pin Voltage	0b0001	$V_{CHGIN} = \frac{V_{AMUX}}{G_{VCHGIN}}$	7.5V	0V
BATT Pin Voltage	0b0011	$V_{BATT} = \frac{V_{AMUX}}{G_{VBATT}}$	4.6V	0V
BATT Pin Charging Current	0b0100	$I_{BATT(CHG)} = \frac{V_{AMUX}}{V_{FS}} \times I_{FAST-CHG}$	100% of I _{FAST-CHG} (CHG_CC[5:0])	0% of I _{FAST-CHG}
BATT Pin Discharge Current	0b0101	$I_{BATT(DISCHG)} = \frac{(V_{AMUX} - V_{NULL})}{(V_{FS} - V_{NULL})} \times I_{DISCHG-SCALE}$	100% of I _{DISCHG-SCALE} (IMON_DISCHG_SCALE[3:0])	0% of I _{DISCHG-SCALE}
BATT Pin Discharge Current NULL	0b0110	$V_{NULL} = V_{AMUX}$	1.25V	0V

Table 15. AMUX Signal Transfer Functions (continued)

SIGNAL	MUX_SEL[3:0]	TRANSFER FUNCTION	FULL-SCALE SIGNAL MEANING (V _{AMUX} = 1.25V)	ZERO-SCALE SIGNAL MEANING (V _{AMUX} = 0V)
THM Pin Voltage	0b0111	$V_{THM} = V_{AMUX}$	1.25V	0V
TBIAS Pin Voltage	0b1000	$V_{TBIAS} = V_{AMUX}$	1.25V	0V
AGND Pin Voltage*	0b1001	$V_{AGND} = V_{AMUX}$	1.25V	0V
SYS Pin Voltage	0b1010	$V_{SYS} = \frac{V_{AMUX}}{G_{V_{SYS}}}$	4.8V	0V

*AGND pin voltage is accessed through a 100Ω (typ) pull-down resistor.

Measuring Battery Current

Sampling current in the BATT pin is possible at any time or in any mode with an external ADC. For improved accuracy, the analog circuitry used for monitoring battery discharge current is different from the circuitry monitoring battery charge current. [Table 16](#) outlines how to determine the direction of battery current.

Table 16. Battery Current Direction Decode

MEASUREMENT	CHARGING OR DISCHARGING INDICATORS		
	STAT_CHG_B.CHG	STAT_CHG_B.CHG_DTLS[3:0]	STAT_CHG_B.CHGIN_DTLS[1:0]
Discharging Battery Current (Positive Battery Terminal Sourcing Current)	<i>Don't care</i>	<i>Don't care</i>	0b00 0b01 0b10
Charging Battery Current (Positive Battery Terminal Sinking Current)	1	0b0001 to 0b0111	0b11

Method for Measuring Discharge Current

1. Program the multiplexer to switch to the discharge NULL measurement by changing CNFG_CHG_I.MUX_SEL[3:0] to 0b0110. A NULL conversion must always be performed first to cancel offsets.
2. Wait the appropriate channel switching time (0.3μs, typ).
3. Convert the voltage on the AMUX pin and store as V_{NULL}.
4. Program the multiplexer to switch to the battery discharge current measurement by changing CNFG_CHG_I.MUX_SEL[3:0] to 0b0101. A nonnulling conversion should be done immediately after a NULL conversion.
5. Wait the appropriate channel switching time (0.3μs, typ).
6. Convert the voltage on the AMUX pin and use the following transfer function to determine the discharge current:

$$I_{BATT(DISCHG)} = \frac{(V_{AMUX} - V_{NULL})}{(V_{FS} - V_{NULL})} \times I_{DISCHG-SCALE}$$

V_{FS} is 1.25V typical. I_{DISCHG-SCALE} is programmable through CNFG_CHG_I.IMON_DISCHG_SCALE[3:0]. The default value is 300mA. If smaller currents are anticipated, then I_{DISCHG-SCALE} can be reduced for improved measurement accuracy.

Method for Measuring Charge Current

1. Program the multiplexer to switch to the charge current measurement by changing CNFG_CHG_I.MUX_SEL[3:0] to 0b0100.
2. Wait the appropriate channel switching time (0.3μs, typ).
3. Convert the voltage on the AMUX pin and use the following transfer function to determine charging current.

$$I_{\text{BATT(CHG)}} = \frac{V_{\text{AMUX}}}{V_{\text{FS}}} \times I_{\text{FAST-CHG}}$$

V_{FS} is 1.25V typical. $I_{\text{FAST-CHG}}$ is the charger's fast-charge constant-current setting and is programmable through CNFG_CHG_E.CHG_CC[5:0].

Detailed Description—Low-Dropout Linear Regulator (LDO)/Load Switch (LSW)

The device includes one low-dropout linear regulator (LDO) that can also be configured as a load switch. The LDO is optimized to have a low quiescent current. The input voltage range ($V_{\text{IN_LDOx}}$) allows it to be powered directly from the main energy source such as a Li-Poly battery or from an intermediate regulator. The linear regulator delivers up to 100mA.

Features and Benefits

- 100mA LDO
- LDO Input Voltage Range: 1.71V to 5.5V
- LDO Output Voltage Range: 0.5V to 5.0V
- LSW Input Voltage Range: 1.3V to 5.5V
- Adjustable Output Voltage
- 100mV Maximum Dropout Voltage at ECT Conditions
- Programmable On-Chip Active Discharge

LDO/LSW Simplified Block Diagram

The LDO/LSW block has one input (IN_LDO) and one output (LDO) and several ports that exchange information with the rest of the device (V_{REF} , EN_LDO, ADE_LDO). V_{REF} comes from the main bias circuits. CNFG_LDO0_B.EN_LDO and CNFG_LDO0_B.ADE_LDO are register bits for controlling the enable and active-discharge feature, respectively. See the [Register Map](#) for more information.




Figure 24. LDO Simplified Block Diagram

LDO/LSW Active-Discharge Resistor

Each LDO/LSW block has an active-discharge resistor (R_{AD_LDO}) that is enabled if $CNFG_LDO_B.ADE_LDO = 1$ and LDO is disabled. Enabling the active discharge feature helps ensure a complete and timely power down of the resource. During power-up, if $V_{SYS} > V_{POR}$ and $CNFG_LDO_B.ADE_LDO = 1$, the active-discharge resistor is enabled.

LDO/LSW Soft-Start

The soft-start feature limits inrush current during startup and is achieved by limiting the slew rate of the output voltage during startup (dV_{OUT_LDO}/dt_{SS}).

More output capacitance results in higher input current surges during startup. The following equation and example describes the input current surge phenomenon during startup.

The input current (I_{IN_LDO}) during soft-start is:

$$I_{IN_LDO} = C_{LDO} \frac{dV_{OUT_LDO}}{dt_{SS}} + I_{OUT_LDO}$$

where:

- C_{LDO} is the capacitance on the output of the regulator
- dV_{OUT_LDO}/dt_{SS} is the voltage change rate of the output

For example, given the following conditions, the input current (I_{IN_LDO}) during soft-start is 13.08mA:

Given:

- $C_{LDO} = 2.2\mu\text{F}$
- $dV_{OUT_LDO}/dt_{SS} = 1.4\text{mV}/\mu\text{s}$
- LDO programmed to 1.85V
- $R_{LDO} = 185\Omega$ ($I_{OUT_LDO} = 1.85\text{V}/185\Omega = 10\text{mA}$)

Calculation:

- $I_{IN} = 2.2\mu\text{F} \times 1.4\text{mV}/\mu\text{s} + 10\text{mA}$
- $I_{IN} = 13.08\text{mA}$

Load Switch Configuration

The LDO can be configured as load switches with the $CNFG_LDO0_B.LDO_MD$ bit. As shown in [Figure 25](#), the transition from LDO to LSW mode is controlled by a defined slew-rate until dropout is detected. Once dropout is detected, the load switch is fully closed and the dropout interrupt flag ($INT_GLBL0.DOD_R$) is set.




Figure 25. LDO to LSW Transition Waveform

Applications Information

Input Capacitor Selection

Make sure the input bypass capacitance (C_{IN_LDO}) is at least $2.2\mu\text{F}$. Larger values of C_{IN_LDO} improve the decoupling for LDO. The floor plan of the device is such that SBB1 is adjacent to IN_LDO and if the SIMO channel 1 output powers the input of LDO, then its output capacitor (C_{SBB1}) can also serve as C_{IN_LDO} such that only one capacitor is required.

C_{IN_LDO} reduces the current peaks drawn from the battery or input power source during operation. The impedance of the input capacitor (ESR, ESL) should be very low (i.e., $\text{ESR} \leq 50\text{m}\Omega$ and $\text{ESL} \leq 5\text{nH}$) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

Output Capacitor Selection

For both LDO and LSW modes, choose the output bypass capacitance (C_{LDO}) to be $1\mu\text{F}$.

In LDO mode, larger values of C_{LDO} improve output PSRR but increase input surge currents during soft-start and output voltage changes. The effective output capacitance should not exceed $2.8\mu\text{F}$ to maintain stability.

While in LDO mode, C_{LDO} is required to keep stability. The series inductance of the output capacitor and its series resistance should be low (i.e., $\text{ESR} \leq 10\text{m}\Omega$ and $\text{ESL} \leq 1\text{nH}$) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced with smaller capacitor case sizes. Due to this characteristic, 0603 case size capacitors tend to perform well while 0402 case size capacitors of the same value perform poorly.

Detailed Description—I²C Serial Communication

General Description

The IC features a revision 3.0 I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device, relying on the master to generate a clock signal. SCL clock rates from 0Hz to 3.4MHz are supported.

I²C is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24Ω) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.

Figure 26 shows the simplified diagram for the I²C based communications controller. For additional information on I²C, refer to the *I²C Bus Specification and User Manual* which is available for free through the internet.

Features

- I²C Revision 3.0 Compatible Serial Communications Channel
- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)
- Does not utilize I²C Clock Stretching

I²C Simplified Block Diagram

There are three pins (aside from GND) for the I²C-compatible interface. V_{IO} determines the logic level, SCL is the clock line, and SDA is the data line. Note that the interface does **not** have the ability to drive the SCL line.




Figure 26. I²C Simplified Block Diagram

I²C System Configuration

The I²C-compatible interface is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I²C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I²C-compatible interface operates as a slave on the I²C bus with transmit and receive capabilities.




Figure 27. I²C System Configuration

I²C Interface Power

The I²C interface derives its power from V_{IO} . Typically a power input such as V_{IO} would require a local 0.1 μ F ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V_{IO} and the next closest capacitor ($\geq 0.1\mu$ F) is less than 100m Ω in series with 10nH, then a local capacitor is not needed. Otherwise, bypass V_{IO} to GND with a 0.1 μ F ceramic capacitor.

V_{IO} accepts voltages from 1.7V to 3.6V (V_{IO}). Cycling V_{IO} does not reset the I²C registers. When V_{IO} is less than V_{IOUVLO} and V_{SYS} is less than $V_{SYSUVLO}$, SDA and SCL are high-impedance.

I²C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the [I²C Start and Stop Conditions](#) section. Each transmit sequence is framed by a start (S) condition and a stop (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

I²C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a start condition. A start condition is a high-to-low transition on SDA with SCL high. A stop condition is a low-to-high transition on SDA, while SCL is high. See [Figure 28](#).

A start condition from the master signals the beginning of a transmission to the device. The master terminates transmission by issuing a not-acknowledge followed by a stop condition (see the [I²C Acknowledge Bit](#) section for information on not-acknowledge). The stop condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a stop command to maintain control of the bus. In general a repeated start command is functionally equivalent to a regular start command.




Figure 28. I²C Start and Stop Conditions

I²C Acknowledge Bit

Both the I²C bus master and slave devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See Figure 29. To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.




Figure 29. Acknowledge Bit

I²C Slave Address

The I²C controller implements 7-bit slave addressing. An I²C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See Figure 30. The OTP address is factory-programmable for one of two options. See Table 17. All slave addresses not mentioned in Table 17 are not acknowledged.

Table 17. I²C Slave Address Options

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR = 1)*	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001
Main Address (ADDR = 0)*	0x40, 0b 100 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
Test Mode**	0x49, 0b 100 1001	0x92, 0b 1001 0010	0x93, 0b 1001 0011

*Perform all reads and writes on the main address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. [Contact Maxim](#) for more information.

**When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.




Figure 30. Slave Address Example

I²C Clock Stretching

In general, the clock signal generation for the I²C bus is the responsibility of the master device. The I²C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The IC does not use any form of clock stretching to hold down the clock line.

I²C General Call Address

This device does not implement the I²C specifications general call address and does not acknowledge the general call address (0b0000_0000).

I²C Device ID

This device does not support the I²C Device ID feature.

I²C Communication Speed

This device is compatible with all four communication speed ranges as defined by the Revision 3.0 I²C specification:

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing bus speed through this range is the combination of the bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant ($C \times R$), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the *I²C Bus Specification and User Manual* (available for free on the internet) for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs 5.6k Ω pullup resistors, a 400kHz bus needs about 1.5k Ω pullup resistors, and a 1MHz bus needs 680 Ω pullup resistors. Remember that, while the open-drain bus is low, the pullup resistor is dissipating power, and lower value pullup resistors dissipate more power (V^2/R).

Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the publicly available I²C bus specification and user manual. Major considerations with respect to this part are:

- The I²C bus master uses current source pullups to shorten the signal rise.
- The I²C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the bus input filters are set for standard mode, fast mode, and fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the [I²C Communication Protocols](#) section.

I²C Communication Protocols

Both writing to and reading from registers are supported as described in the following subsections.

Writing to a Single Register

[Figure 31](#) shows the protocol for the I²C master device to write one byte of data to this device. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a data byte.
7. The slave updates with the new data.
8. The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 31. Writing to a Single Register with the Write Byte Protocol

Writing Multiple Bytes to Sequential Registers

Figure 32 shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a data byte.
7. The slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
8. Steps 6 to 7 are repeated as many times as the master requires.
9. During the last acknowledge related clock pulse, the master can issue an acknowledge or a not acknowledge.
10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 32. Writing to Sequential Registers X to N

Reading from a Single Register

Figure 33 shows the protocol for the I²C master device to read one byte of data. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit ($R/\overline{W} = 0$).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a repeated start command (Sr).
7. The master sends the 7-bit slave address followed by a read bit ($R/\overline{W} = 1$).
8. The addressed slave asserts an acknowledge by pulling SDA low.
9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
10. The master issues a not acknowledge (nA).
11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 33. Reading from a Single Register with the Read Byte Protocol

Reading from Sequential Registers

Figure 34 shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission. The continuous read from sequential registers protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit ($R/W = 0$).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a repeated start command (Sr).
7. The master sends the 7-bit slave address followed by a read bit ($R/W = 1$).
8. The addressed slave asserts an acknowledge by pulling SDA low.
9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop it does not modify its register pointer. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 34. Reading Continuously from Sequential Registers X to N

Engaging HS-Mode for Operation up to 3.4MHz

Figure 35 shows the protocol for engaging HS-mode operation. HS-mode operation allows for a bus operating speed up to 3.4MHz. The engaging HS-mode protocol is as follows:

1. Begin the protocol while operating at a bus speed of 1MHz or lower.
2. The master sends a start command (S).
3. The master sends the 8-bit master code of 0b0000 1XXX where 0bXXX are don't care bits.
4. The addressed slave issues a not acknowledge (nA).
5. The master may now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master can continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high-speed mode, use repeated start (Sr)




Figure 35. Engaging HS Mode

Register Map

MAX77659

ADDRESS	NAME	MSB							LSB
Global									
0x00	INT_GLBL0[7:0]	DOD_R	RSVD	TJAL2_R	TJAL1_R	nEN_R	nEN_F	GPI0_R	GPI0_F
0x04	INT_GLBL1[7:0]	RSVD	RSVD	LDO_F	SBB_TO	RSVD	RSVD	GPI1_R	GPI1_F
0x05	ERCFLAG[7:0]	WDT_RST	WDT_OFF	SFT_CRST_F	SFT_OFF_F	MRST	AVLUVLO	SYSOVLO	TOVLD
0x06	STAT_GLBL[7:0]	DIDM	BOK	DOD_S	RSVD	TJAL2_S	TJAL1_S	STAT_EN	STAT_IRQ
0x08	INTM_GLBL1[7:0]	RSVD	RSVD	LDO_M	SBB_TO_M	RSVD	RSVD	GPI1_RM	GPI1_FM
0x09	INTM_GLBL0[7:0]	DOD_RM	RSVD	TJAL2_RM	TJAL1_RM	nEN_RM	nEN_FM	GPI0_RM	GPI0_FM
0x10	CNFG_GLBL[7:0]	PU_DIS	T_MRST	SBIA_LPM	SBIA_EN	nEN_MODE	DBEN_nEN	SFT_CTRL[1:0]	
0x11	CNFG_GPIO0[7:0]	RSVD	–	ALT_GPIO0	DBEN_GPI	DO	DRV	DI	DIR
0x12	CNFG_GPIO1[7:0]	RSVD[1:0]		ALT_GPIO1	DBEN_GPI	DO	DRV	DI	DIR
0x14	CID[7:0]	CID[4]	–	–	–	CID[3:0]			
0x17	CNFG_WDT[7:0]	RSVD[1:0]		WDT_PER[1:0]		WDT_MODE	WDT_CLR	WDT_EN	WDT_LOCK
OVERLAP									
Charger									
0x01	INT_CHG[7:0]	RSVD	RSVD	RSVD	SYS_CTL_I	TJ_REG_I	CHGIN_I	CHG_I	THM_I
0x02	STAT_CHG_A[7:0]	RSVD	RSVD	RSVD	VSYS_MIN_STAT	TJ_REG_STAT	THM_DTLS[2:0]		
0x03	STAT_CHG_B[7:0]	CHG_DTLS[3:0]				CHGIN_DTLS[1:0]		CHG	TIME_SUS
0x07	INT_M_CHG[7:0]	RSVD	RSVD	RSVD	SYS_CTL_M	TJ_REG_M	CHGIN_M	CHG_M	THM_M
0x20	CNFG_CHG_A[7:0]	THM_HOT[1:0]		THM_WARM[1:0]		THM_COOL[1:0]		THM_COLD[1:0]	
0x21	CNFG_CHG_B[7:0]	RSVD[5:0]						I_PQ	CHG_EN
0x22	CNFG_CHG_C[7:0]	CHG_PQ[2:0]			I_TERM[1:0]		T_TOPOFF[2:0]		
0x23	CNFG_CHG_D[7:0]	TJ_REG[2:0]			VSYS_HDRM	RSVD[1:0]		VSYS_MIN[1:0]	
0x24	CNFG_CHG_E[7:0]	CHG_CC[5:0]						T_FAST_CHG[1:0]	
0x25	CNFG_CHG_F[7:0]	CHG_CC_JEITA[5:0]						THM_EN	–
0x26	CNFG_CHG_G[7:0]	CHG_CV[5:0]						USBS	RSVD
0x27	CNFG_CHG_H[7:0]	CHG_CV_JEITA[5:0]						RSVD[1:0]	
0x28	CNFG_CHG_I[7:0]	IMON_DISCHG_SCALE[3:0]				MUX_SEL[3:0]			
SBB									
0x29	CNFG_SBB0_A[7:0]	–	TV_SBB0[6:0]						

ADDRESS	NAME	MSB						LSB
0x2A	CNFG_SBB0_B[7:0]	RSVD	OP_MODE	-	-	ADE_SBB0	EN_SBB0[2:0]	
0x2B	CNFG_SBB1_A[7:0]	-	TV_SBB1[6:0]					
0x2C	CNFG_SBB1_B[7:0]	RSVD	OP_MODE	-	-	ADE_SBB1	EN_SBB1[2:0]	
0x2D	CNFG_SBB2_A[7:0]	-	TV_SBB2[6:0]					
0x2E	CNFG_SBB2_B[7:0]	RSVD	OP_MODE	-	-	ADE_SBB2	EN_SBB2[2:0]	
0x2F	CNFG_SBB_TOP[7:0]	OP_MODE_CHG	-	-	-	-	-	DRV_SBB[1:0]
0x30	CNFG_SBB_TOP_B[7:0]	IP_CHG[1:0]		IP_SBB2[1:0]		IP_SBB1[1:0]		IP_SBB0[1:0]
LDO								
0x38	CNFG_LDO0_A[7:0]	TV_LDO	TV_LDO[6:0]					
0x39	CNFG_LDO0_B[7:0]	RSVD[2:0]			LDO_MD	ADE_LDO	EN_LDO[2:0]	

Register Details

[INT_GLBL0 \(0x00\)](#)

BIT	7	6	5	4	3	2	1	0
Field	DOD_R	RSVD	TJAL2_R	TJAL1_R	nEN_R	nEN_F	GPI0_R	GPI0_F
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
DOD_R	7	LDO Dropout Detector Rising Interrupt	0 = The LDO has not detected dropout since the last time this bit was read. 1 = The LDO has detected dropout since the last time this bit was read.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
TJAL2_R	5	Thermal Alarm 2 Rising Interrupt	0 = The junction temperature has not risen above TJAL2 since the last time this bit was read. 1 = The junction temperature has risen above TJAL2 since the last time this bit was read.
TJAL1_R	4	Thermal Alarm 1 Rising Interrupt	0 = The junction temperature has not risen above TJAL1 since the last time this bit was read. 1 = The junction temperature has risen above TJAL1 since the last time this bit was read.
nEN_R	3	nEN Rising Interrupt	0 = No nEN rising edges have occurred since the last time this bit was read. 1 = A nEN rising edge has occurred since the last time this bit was read.
nEN_F	2	nEN Falling Interrupt	0 = No nEN falling edges have occurred since the last time this bit was read. 1 = A nEN falling edge occurred since the last time this bit was read.

BITFIELD	BITS	DESCRIPTION	DECODE
GPI0_R	1	GPI0 Rising Interrupt Note that "GPI" refers to the GPIO programmed to be an input.	0 = No GPI0 rising edges have occurred since the last time this bit was read. 1 = A GPI0 rising edge has occurred since the last time this bit was read.
GPI0_F	0	GPI0 Falling Interrupt Note that "GPI" refers to the GPIO programmed to be an input.	0 = No GPI0 falling edges have occurred since the last time this bit was read. 1 = A GPI0 falling edge has occurred since the last time this bit was read.

INT_GLBL1 (0x04)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	LDO_F	SBB_TO	RSVD	RSVD	GPI1_R	GPI1_F
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
LDO_F	5	LDO Fault Interrupt	0b0 = No fault has occurred on LDO since the last time this bit was read. 0b1 = LDO has fallen out of regulation since the last time this bit was read.
SBB_TO	4	SBB Timeout	0 = NO SBB timeout occurred since the last time this bit was read. 1 = SBB timeout occurred since the last time this bit was read.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
GPI1_R	1	GPI1 Rising Interrupt Note that "GPI" refers to the GPIO programmed to be an input.	0 = No GPI rising edges have occurred since the last time this bit was read. 1 = A GPI rising edge has occurred since the last time this bit was read.
GPI1_F	0	GPI1 Falling Interrupt Note that "GPI" refers to the GPIO programmed to be an input.	0 = No GPI falling edges have occurred since the last time this bit was read. 1 = A GPI falling edge has occurred since the last time this bit was read.

ERCFLAG (0x05)

BIT	7	6	5	4	3	2	1	0
Field	WDT_RST	WDT_OFF	SFT_CRST_F	SFT_OFF_F	MRST	AVLUVLO	YSOVLO	TOVLD
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
WDT_RST	7	Watchdog Timer Reset Flag. This bit sets when the watchdog timer expires and causes a power-reset (WDT_MODE = 1).	0 = Watchdog timer has not caused a power-reset since the last time this bit was read. 1 = Watchdog timer has expired and caused a power-reset since the last time this bit was read.
WDT_OFF	6	Watchdog Timer OFF Flag. This bit sets when the watchdog timer expires and causes a power-off (WDT_MODE = 0).	0 = Watchdog timer has not caused a power-off since the last time this bit was read. 1 = Watchdog timer has expired and caused a power-off since the last time this bit was read.
SFT_CRST_F	5	Software Cold Reset Flag	0 = The software cold reset has not occurred since the last read of this register. 1 = The software cold reset has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b01.
SFT_OFF_F	4	Software OFF Flag	0 = The SFT_OFF function has not occurred since the last read of this register. 1 = The SFT_OFF function has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b10.
MRST	3	Manual Reset Timer	0 = A manual reset has not occurred since the last read of this register. 1 = A manual reset has occurred since the last read of this register.
AVLUVLO	2	AVL Domain Undervoltage Lockout	0 = The AVL domain undervoltage lockout has not occurred since the last read of this register. 1 = The AVL domain undervoltage lockout has occurred since the last read of this register. This indicates that the AVL domain voltage fell below V _{AVLUVLO} (~2.4V).
SYSOVLO	1	SYS Domain Overvoltage Lockout	0 = The SYS domain overvoltage lockout has not occurred since the last read of this register. 1 = The SYS domain overvoltage lockout has occurred since the last read of this register. This indicates that the SYS domain voltage rose below V _{SYSOVLO} (~5.85V).
TOVLD	0	Thermal Overload	0 = Thermal overload has not occurred since the last read of this register. 1 = Thermal overload has occurred since the last read of this register. This indicates that the junction temperature has exceeded 165°C.

STAT_GLBL (0x06)

BIT	7	6	5	4	3	2	1	0
Field	DIDM	BOK	DOD_S	RSVD	TJAL2_S	TJAL1_S	STAT_EN	STAT_IRQ
Reset	OTP	0b1	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Clears All	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	DESCRIPTION			DECODE			
DIDM	7	Device Identification Bits for Metal Options			0 = MAX77654 1 = Reserved			

BITFIELD	BITS	DESCRIPTION	DECODE
BOK	6	BOK Interrupt Status	0 = Main bias is not ready. 1 = Main bias enabled and ready.
DOD_S	5	LDO0 Dropout Detector Rising Status	0 = LDO0 is not in dropout. 1 = LDO0 is in dropout.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
TJAL2_S	3	Thermal Alarm 2 Status	0 = The junction temperature is less than TJA2. 1 = The junction temperature is greater than TJAL2.
TJAL1_S	2	Thermal Alarm 1 Status	0 = The junction temperature is less than TJAL1. 1 = The junction temperature is greater than TJAL1.
STAT_EN	1	Debounced Status for the nEN Input	0 = nEN is not active (logic-high). 1 = nEN is active (logic-low).
STAT_IRQ	0	Software Version of the nIRQ MOSFET Gate Drive	0 = Unmasked gate drive is logic-low. 1 = Unmasked gate drive is logic-high.

INTM_GLBL1 (0x08)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	LDO_M	SBB_TO_M	RSVD	RSVD	GPI1_RM	GPI1_FM
Reset	0b0	0b0	0b1	0b1	0b0	0b0	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
LDO_M	5	LDO Fault Interrupt Mask	0 = Unmasked. If LDO0_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to LDO0_F.
SBB_TO_M	4	SBB Timeout Mask	0 = Unmasked. If SBB_TO goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to SBB_TO.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
GPI1_RM	1	GPI Rising Interrupt Mask	0 = Unmasked. If GPI_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to GPI_R.
GPI1_FM	0	GPI Falling Interrupt Mask	0 = Unmasked. If GPI_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to GPI_F.

INTM_GLBL0 (0x09)

BIT	7	6	5	4	3	2	1	0
Field	DOD_RM	RSVD	TJAL2_RM	TJAL1_RM	nEN_RM	nEN_FM	GPI0_RM	GPI0_FM
Reset	0b1	0b0	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
DOD_RM	7	LDO Dropout Detector Rising Interrupt Mask	0 = Unmasked. If DOD0_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to DOD0_R.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
TJAL2_RM	5	Thermal Alarm 2 Rising Interrupt Mask	0 = Unmasked. If TJAL2_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to TJAL2_R.
TJAL1_RM	4	Thermal Alarm 1 Rising Interrupt Mask	0 = Unmasked. If TJAL1_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to TJAL1_R.
nEN_RM	3	nEN Rising Interrupt Mask	0 = Unmasked. If nEN_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to nEN_R.
nEN_FM	2	nEN Falling Interrupt Mask	0 = Unmasked. If nEN_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to nEN_F.
GPI0_RM	1	GPI Rising Interrupt Mask	0 = Unmasked. If GPI_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to GPI_R.
GPI0_FM	0	GPI Falling Interrupt Mask	0 = Unmasked. If GPI_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 1 = Masked. nIRQ does not go low due to GPI_F.

CNFG_GLBL (0x10)

BIT	7	6	5	4	3	2	1	0
Field	PU_DIS	T_MRST	SBIA_LPM	SBIA_EN	nEN_MODE	DBEN_nEN	SFT_CTRL[1:0]	
Reset	OTP	OTP	OTP	0b0	OTP	OTP	0b00	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
PU_DIS	7	nEN Internal Pullup Resistor	0 = Strong internal nEN pullup (200kΩ) 1 = Weak internal nEN pullup (10MΩ)

BITFIELD	BITS	DESCRIPTION	DECODE
T_MRST	6	Sets the Manual Reset Time (t_{MRST})	0 = 8s 1 = 3.3s
SBIA_LPM	5	Main Bias Low-Power Mode Software Request	0 = Main bias requested to be in normal-power mode by software. 1 = Main bias request to be in low-power mode by software.
SBIA_EN	4	Main Bias Enable Software Request	0 = Main bias not enabled by software. Note that the main bias can be enabled by the on/off controller. 1 = Main bias force enabled by software.
nEN_MODE	3	nEN Input (ON-KEY) Default Configuration Mode	0 = Push-button mode 1 = Slide-switch mode
DBEN_nEN	2	Debounce Timer Enable for the nEN Pin	0 = 500 μ s Debounce 1 = 30ms Debounce
SFT_CTRL	1:0	Software Reset Functions Note that the SFT_CRST and SFT_OFF commands initiate the power-down sequence flow as described in the data sheet. This power-down sequence flow has delay elements that add up to 205.24ms (60ms delay + 10.24ms nRST assert delay + 4x2.56ms power-down slot delays + 125ms output discharge delay). If issuing the SFT_CRST and/or SFT_OFF functions in software, wait for more than 300ms before trying to issue any additional commands through I ² C.	0b00 = No action 0b01 = Software cold reset (SFT_CRST). The device powers down, resets, and then powers up again. 0b10 = Software off (SFT_OFF). The device powers down, resets, and then remains off and waiting for a wake-up event. 0b11 = Factory-ship mode enter (FSM). The IC powers down, configuration registers reset, and the internal BATT to SYS switch opens. The device remains this way until a factory-ship mode exit event occurs.

CNFG_GPIO0 (0x11)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	–	ALT_GPIO0	DBEN_GPI	DO	DRV	DI	DIR
Reset	0b0	–	OTP	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
ALT_GPIO0	5	Alternate Mode Enable for GPIO0	0 = Standard GPIO. 1 = Active-high input, enable control for low-power mode.
DBEN_GPI	4	General Purpose Input Debounce Timer Enable for GPIO	0 = No debounce 1 = 30ms Debounce
DO	3	General Purpose Output Data Output	This bit is a don't care when DIR = 1 (configured as input). When set for GPO (DIR = 0): 0 = GPIO is output logic-low. 1 = GPIO is output logic-high when set as push-pull output (DRV = 1). GPIO is high-impedance when set as an open-drain output (DRV = 0).

BITFIELD	BITS	DESCRIPTION	DECODE
DRV	2	General Purpose Output Driver Type	This bit is a don't care when DIR = 1 (configured as input). When set for GPO (DIR = 0): 0 = Open-drain 1 = Push-pull
DI	1	GPIO Digital Input Value. Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.	0 = Input logic-low 1 = Input logic-high
DIR	0	GPIO Direction	0 = General purpose output (GPO) 1 = General purpose input (GPI)

CNFG_GPIO1 (0x12)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[1:0]		ALT_GPIO1	DBEN_GPI	DO	DRV	DI	DIR
Reset	0b00		OTP	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
ALT_GPIO1	5	Alternate Mode Enable for GPIO1	0 = Standard GPIO 1 = Active-high input, enable control for the DVS feature for SBB0.
DBEN_GPI	4	General Purpose Input Debounce Timer Enable for GPI1	0 = No debounce 1 = 30ms Debounce
DO	3	General Purpose Output Data Output	This bit is a don't care when DIR = 1 (configured as input). When set for GPO (DIR = 0): 0 = GPIO is output logic-low. 1 = GPIO is output logic-high when set as push-pull output (DRV = 1). GPIO is high-impedance when set as an open-drain output (DRV = 0).
DRV	2	General Purpose Output Driver Type	This bit is a don't care when DIR = 1 (configured as input). When set for GPO (DIR = 0): 0 = Open-drain 1 = Push-pull
DI	1	GPIO Digital Input Value. Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.	0 = Input logic-low 1 = Input logic-high
DIR	0	GPIO Direction	0 = General purpose output (GPO) 1 = General purpose input (GPI)

CID (0x14)

BIT	7	6	5	4	3	2	1	0
Field	CID[4]	–	–	–	CID[3:0]			
Reset	OTP	–	–	–	OTP			
Access Type	Read Only	–	–	–	Read Only			

BITFIELD	BITS	DESCRIPTION
CID[4]	7	Bit 4 of the Chip Identification Code The chip identification code refers to a set of reset values in the register map, or the "OTP configuration."
CID	3:0	Bits 0 to 3 of the Chip Identification Code The chip identification code refers to a set of reset values in the register map, or the "OTP configuration."

CNFG_WDT (0x17)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[1:0]		WDT_PER[1:0]		WDT_MODE	WDT_CLR	WDT_EN	WDT_LOCK
Reset	0b00		0b11		0b0	0b0	OTP	OTP
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
WDT_PER	5:4	Watchdog Timer Period. Sets t_{WD} . Watchdog timer is reset to the programmed value as soon as this bitfield is changed.	0b00 = 16 seconds 0b01 = 32 seconds 0b10 = 64 seconds 0b11 = 128 seconds
WDT_MODE	3	Watchdog Timer Expired Action. Determines what the IC does after the watchdog timer expires.	0 = Watchdog timer expire causes power-off. 1 = Watchdog timer expire causes power-reset.
WDT_CLR	2	Watchdog Timer Clear Control. Set this bit to feed (reset) the watchdog timer.	0 = Watchdog timer period is not reset. 1 = Watchdog timer is reset back to t_{WD} .
WDT_EN	1	Watchdog Timer Enable. Write protected depending on WDT_LOCK.	0 = Watchdog timer is not enabled. 1 = Watchdog timer is enabled. The timer expires if not reset by setting WDT_CLR.
WDT_LOCK	0	Factory-Set Safety Bit for the Watchdog Timer. Determines if the timer can be disabled through WDT_EN or not.	0 = Watchdog timer can be enabled and disabled with WDT_EN. 1 = Watchdog timer can not be disabled with WDT_EN. However, WDT_EN can still be used to enable the watchdog timer.

INT_CHG (0x01)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	SYS_CTRL_I	TJ_REG_I	CHGIN_I	CHG_I	THM_I
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
SYS_CTRL_I	4	Minimum System Voltage Regulation-Loop Related Interrupt. This interrupt signals a change in the status bit VSYS_MIN_STAT.	0 = The minimum system voltage regulation loop has not engaged since the last time this bit was read. 1 = The minimum system voltage regulation loop has engaged since the last time this bit was read.
TJ_REG_I	3	Die Junction Temperature Regulation Interrupt. This bit asserts when the die temperature (T _J) exceeds T _{J-REG} . This interrupt signals a change in the status bit TJ_REG_STAT.	0 = The die temperature has not exceeded T _{J-REG} since the last time this bit was read. 1 = The die temperature has exceeded T _{J-REG} since the last time this bit was read.
CHGIN_I	2	CHGIN Related Interrupt	0 = The bits in CHGIN_DTLS[1:0] have not changed since the last time this bit was read. 1 = The bits in CHGIN_DTLS[1:0] have changed since the last time this bit was read.
CHG_I	1	Charger Related Interrupt	0 = The bits in CHG_DTLS[3:0] have not changed since the last time this bit was read. 1 = The bits in CHG_DTLS[3:0] have changed since the last time this bit was read.
THM_I	0	Thermistor Related Interrupt	0 = The bits in THM_DTLS[2:0] have not changed since the last time this bit was read. 1 = The bits in THM_DTLS[2:0] have changed since the last time this bit was read.

STAT_CHG_A (0x02)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	VSYS_MIN_STAT	TJ_REG_STAT	THM_DTLS[2:0]		
Reset	0b0	0b0	0b0	0b0	0b0	0b000		
Access Type	Read Only	Read Clears All	Read Clears All	Read Only	Read Only	Read Only		

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
VSYS_MIN_STAT	4	Minimum System Voltage Regulation Loop Status	0 = The minimum system voltage regulation loop is not engaged. 1 = The minimum system voltage regulation loop is engaged to regulate $V_{SYS} \geq V_{SYS-MIN}$.
TJ_REG_STAT	3	Maximum Junction Temperature Regulation Loop Status	0 = The maximum junction temperature regulation loop is not engaged. 1 = The maximum junction temperature regulation loop has engaged to regulate the junction temperature to less than T_{J-REG} .
THM_DTLS	2:0	Battery Temperature Details. Valid only when $CHGIN_DTLS[1:0] = 0b11$.	0b000 = Thermistor is disabled ($THM_EN = 0$). 0b001 = Battery is cold as programmed by $THM_COLD[1:0]$. If thermistor and charger are enabled while the battery is cold, a battery temperature fault occurs. 0b010 = Battery is cool as programmed by $THM_COOL[1:0]$. 0b011 = Battery is warm as programmed by $THM_WARM[1:0]$. 0b100 = Battery is hot as programmed by $THM_HOT[1:0]$. If thermistor and charger are enabled while the battery is hot, a battery temperature fault occurs. 0b101 = Battery is in the normal temperature region. 0b110 to 0b111 = Reserved.

STAT_CHG_B (0x03)

BIT	7	6	5	4	3	2	1	0
Field	CHG_DTLS[3:0]				CHGIN_DTLS[1:0]		CHG	TIME_SUS
Reset	0x0				0b00		0b0	0b0
Access Type	Read Only				Read Only		Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_DTLS	7:4	Charger Details	0b0000 = Off 0b0001 = Prequalification mode. 0b0010 = Fast-charge constant-current (CC) mode. 0b0011 = JEITA modified fast-charge constant-current mode. 0b0100 = Fast-charge constant-voltage (CV) mode. 0b0101 = JEITA modified fast-charge constant-voltage mode. 0b0110 = Top-off mode. 0b0111 = JEITA modified top-off mode. 0b1000 = Done 0b1001 = JEITA modified done (done was entered through the JEITA-modified fast-charge states). 0b1010 = Prequalification timer fault. 0b1011 = Fast-charge timer fault. 0b1100 = Battery temperature fault. 0b1101 to 0b1111 = Reserved.

BITFIELD	BITS	DESCRIPTION	DECODE
CHGIN_DTL S	3:2	CHGIN Status Detail	0b00 = The CHGIN input voltage is below the UVLO threshold ($V_{CHGIN} < V_{UVLO}$). 0b01 = The CHGIN input voltage is above the OVP threshold ($V_{CHGIN} > V_{OVP}$). 0b10 = The CHGIN input is being debounced (no power accepted from CHGIN during debounce). 0b11 = The CHGIN input is okay and debounced.
CHG	1	Quick Charger Status	0 = Charging is not happening. 1 = Charging is happening.
TIME_SUS	0	Time Suspend Indicator	0 = The charger's timers are either not active, or not suspended. 1 = The charger's active timer is suspended due to one of three reasons: charge current dropped below 20% of $I_{FAST-CHG}$ while the charger state machine is in fast-charge CC mode, the charger is in supplement mode, or the charger state machine is in battery temperature fault mode.

INT_M_CHG (0x07)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	SYS_CTRL_M	TJ_REG_M	CHGIN_M	CHG_M	THM_M
Reset	0b1	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
SYS_CTRL_M	4	Setting this bit prevents the SYS_CTRL_I bit from causing hardware IRQs.	0 = SYS_CTRL_I is not masked. 1 = SYS_CTRL_I is masked.
TJ_REG_M	3	Setting this bit prevents the TJREG_I bit from causing hardware IRQs.	0 = TJREG_I is not masked. 1 = TJREG_I is masked.
CHGIN_M	2	Setting this bit prevents the CHGIN_I bit from causing hardware IRQs.	0 = CHGIN_I is not masked. 1 = CHGIN_I is masked.
CHG_M	1	Setting this bit prevents the CHG_I bit from causing hardware IRQs.	0 = CHG_I is not masked. 1 = CHG_I is masked.
THM_M	0	Setting this bit prevents the THM_I bit from causing hardware IRQs.	0 = THM_I is not masked. 1 = THM_I is masked.

CNFG_CHG_A (0x20)

BIT	7	6	5	4	3	2	1	0
Field	THM_HOT[1:0]		THM_WARM[1:0]		THM_COOL[1:0]		THM_COLD[1:0]	
Reset	0b00		0b00		0b11		0b11	
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
THM_HOT	7:6	Sets the V_{HOT} JEITA Temperature Threshold	0b00 = $V_{HOT} = 0.411V$ (45°C for $\beta = 3380K$) 0b01 = $V_{HOT} = 0.367V$ (50°C for $\beta = 3380K$) 0b10 = $V_{HOT} = 0.327V$ (55°C for $\beta = 3380K$) 0b11 = $V_{HOT} = 0.291V$ (60°C for $\beta = 3380K$)
THM_WARM	5:4	Sets the V_{WARM} JEITA Temperature Threshold	0b00 = $V_{WARM} = 0.511V$ (35°C for $\beta = 3380K$) 0b01 = $V_{WARM} = 0.459V$ (40°C for $\beta = 3380K$) 0b10 = $V_{WARM} = 0.411V$ (45°C for $\beta = 3380K$) 0b11 = $V_{WARM} = 0.367V$ (50°C for $\beta = 3380K$)
THM_COOL	3:2	Sets the V_{COOL} JEITA Temperature Threshold	0b00 = $V_{COOL} = 0.923V$ (0°C for $\beta = 3380K$) 0b01 = $V_{COOL} = 0.867V$ (5°C for $\beta = 3380K$) 0b10 = $V_{COOL} = 0.807V$ (10°C for $\beta = 3380K$) 0b11 = $V_{COOL} = 0.747V$ (15°C for $\beta = 3380K$)
THM_COLD	1:0	Sets the V_{COLD} JEITA Temperature Threshold	0b00 = $V_{COLD} = 1.024V$ (-10°C for $\beta = 3380K$) 0b01 = $V_{COLD} = 0.976V$ (-5°C for $\beta = 3380K$) 0b10 = $V_{COLD} = 0.923V$ (0°C for $\beta = 3380K$) 0b11 = $V_{COLD} = 0.867V$ (5°C for $\beta = 3380K$)

CNFG_CHG_B (0x21)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[5:0]						I_PQ	CHG_EN
Reset	0b1						0b0	OTP
Access Type	Write, Read						Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:2	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
I_PQ	1	Sets the prequalification charge current (I_{PQ}) as a percentage of $I_{FAST-CHG}$.	0 = 10% 1 = 20%
CHG_EN	0	Charger Enable	0 = The battery charger is disabled. 1 = The battery charger is enabled.

CNFG_CHG_C (0x22)

BIT	7	6	5	4	3	2	1	0
Field	CHG_PQ[2:0]			I_TERM[1:0]		T_TOPOFF[2:0]		
Reset	0b111			0b11		0b000		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_PQ	7:5	Battery Prequalification Voltage Threshold (VPQ)	0b000 = 2.3V 0b001 = 2.4V 0b010 = 2.5V 0b011 = 2.6V 0b100 = 2.7V 0b101 = 2.8V 0b110 = 2.9V 0b111 = 3.0V
I_TERM	4:3	Charger Termination Current (I_{TERM}). I_TERM[1:0] sets the charger termination current as a percentage of the fast-charge current I_FAST-CHG.	00 = 5% 01 = 7.5% 10 = 10% 11 = 15%
T_TOPOFF	2:0	Top-Off Timer Value (t_{TO})	0b000 = 0 minutes 0b001 = 5 minutes 0b010 = 10 minutes 0b011 = 15 minutes 0b100 = 20 minutes 0b101 = 25 minutes 0b110 = 30 minutes 0b111 = 35 minutes

CNFG_CHG_D (0x23)

BIT	7	6	5	4	3	2	1	0
Field	TJ_REG[2:0]			VSYS_HDRM	RSVD[1:0]		VSYS_MIN[1:0]	
Reset	0b000			0b1	0b0		0b10	
Access Type	Write, Read			Write, Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
TJ_REG	7:5	Sets the die junction temperature regulation point, TJ-REG.	0b000 = 60°C 0b001 = 70°C 0b010 = 80°C 0b011 = 90°C 0b100 to 0b111 = 100°C
VSYS_HDRM	4	SYS Headroom Voltage Regulation	0b0 = 0.15V 0b1 = 0.20V
RSVD	3:2	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
VSYS_MIN	1:0	Minimum SYS Voltage If $V_{BATT} + V_{SYS_HDRM} < V_{SYS_MIN}$, $V_{SYS} = V_{SYS_MIN}$ If $V_{BATT} + V_{SYS_HDRM} > V_{SYS_MIN}$, $V_{SYS} = V_{BATT} + V_{SYS_HDRM}$	0b00 = 3.2V 0b01 = 3.3V 0b10 = 3.4V 0b11 = 3.5V

CNFG_CHG_E (0x24)

BIT	7	6	5	4	3	2	1	0
Field	CHG_CC[5:0]						T_FAST_CHG[1:0]	
Reset	0b000001						0b01	
Access Type	Write, Read						Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC	7:2	Sets the fast-charge constant current value, $I_{FAST-CHG}$. This 6-bit configuration is a linear transfer function that starts at 7.5mA and ends at 300mA, with 7.5mA increments.	0x0 = 7.5mA 0x1 = 15.0mA 0x2 = 22.5mA ... 0x26 = 292.5mA 0x27 to 0x3F = 300.0mA
T_FAST_CHG	1:0	Sets the fast-charge safety timer, t_{FC} .	0b00 = Timer disabled 0b01 = 3 hours 0b10 = 5 hours 0b11 = 7 hours

CNFG_CHG_F (0x25)

BIT	7	6	5	4	3	2	1	0
Field	CHG_CC_JEITA[5:0]						THM_EN	–
Reset	0b000001						0b0	–
Access Type	Write, Read						Write, Read	–

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC_JEITA	7:2	Sets $I_{FAST-CHG-JEITA}$ for when the battery is either cool or warm as defined by the V_{COOL} and V_{WARM} temperature thresholds. This register is a don't care if the battery temperature is normal. This 6-bit configuration is a linear transfer function that starts at 7.5mA and ends at 300mA, with 7.5mA increments.	0x0 = 7.5mA 0x1 = 15.0mA 0x2 = 22.5mA ... 0x26 = 292.5mA 0x27 to 0x3F = 300.0mA
THM_EN	1	Thermistor Enable Bit	0 = Thermistor is disabled. 1 = Thermistor is enabled. Note that the thermistor is powered by the charger input.

CNFG_CHG_G (0x26)

BIT	7	6	5	4	3	2	1	0
Field	CHG_CV[5:0]						USBS	RSVD
Reset	0b000000						0b0	0b0
Access Type	Write, Read						Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CV	7:2	Sets fast-charge battery regulation voltage, $V_{FAST-CHG}$. This 6-bit configuration is a linear transfer function that starts at 3.6V and ends at 4.6V, with 25mV increments. Program V_{SYS_REG} to at least 200mV above the higher of $V_{FAST-CHG}$ and $V_{FAST-CHG-JEITA}$.	0x0 = 3.600V 0x1 = 3.625V 0x2 = 3.650V ... 0x27 = 4.575V 0x28 to 0x3F = 4.600V
USBS	1	Setting this bit places CHGIN in USB suspend mode.	0 = CHGIN is not suspended and can draw current from an adapter source. 1 = CHGIN is suspended and can not draw current from an adapter source. Note: USBS = 1 results in CHGIN_I interrupt AND CHGIN_DTLS[1:0] = 0b00.
RSVD	0	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

CNFG_CHG_H (0x27)

BIT	7	6	5	4	3	2	1	0
Field	CHG_CV_JEITA[5:0]						RSVD[1:0]	
Reset	0b000000						0b00	
Access Type	Write, Read						Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CV_JEITA	7:2	Sets the modified $V_{FAST-CHG-JEITA}$ for when the battery is either cool or warm as defined by the V_{COOL} and V_{WARM} temperature thresholds. This register is a don't care if the battery temperature is normal. This 6-bit configuration is a linear transfer function that starts at 3.6V and ends at 4.6V, with 25mV increments. Program V_{SYS_REG} to at least 200mV above the higher of $V_{FAST-CHG}$ and $V_{FAST-CHG-JEITA}$.	0x0 = 3.600V 0x1 = 3.625V 0x2 = 3.650V ... 0x27 = 4.575V 0x28 to 0x3F = 4.600V
RSVD	1:0	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

CNFG_CHG_I (0x28)

BIT	7	6	5	4	3	2	1	0
Field	IMON_DISCHG_SCALE[3:0]				MUX_SEL[3:0]			
Reset	0xF				0x0			
Access Type	Write, Read				Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
IMON_DISCHG_SCALE	7:4	Selects the battery discharge current full-scale current value.	0x0 = 8.2mA 0x1 = 40.5mA 0x2 = 72.3mA 0x3 = 103.4mA 0x4 = 134.1mA 0x5 = 164.1mA 0x6 = 193.7mA 0x7 = 222.7mA 0x8 = 251.2mA 0x9 = 279.3mA 0xA to 0xF = 300.0mA
MUX_SEL	3:0	Selects the analog channel to connect to AMUX Note that the multiplexer consumes current unless it is in the 0b0000 state. When measurements are not needed, make sure to configure MUX_SEL[3:0] = 0b0000. Also note that for AMUX to operate, the on/off controller must be in the resource-on state.	0b0000 = Multiplexer is disabled and AMUX is high-impedance. 0b0001 = CHGIN voltage monitor. 0b0010 = Reserved 0b0011 = BATT voltage monitor. 0b0100 = BATT charge current monitor. Valid only while battery charging is happening (CHG = 1). 0b0101 = BATT discharge current monitor normal measurement. 0b0110 = BATT discharge current monitor nulling measurement. 0b0111 = THM voltage monitor. 0b1000 = TBIAS voltage monitor. 0b1001 = AGND voltage monitor (through 100Ω pulldown resistor). 0b1010 to 0b1111 = SYS voltage monitor.

CNFG_SBB0_A (0x29)

BIT	7	6	5	4	3	2	1	0
Field	–	TV_SBB0[6:0]						
Reset	–	OTP						
Access Type	–	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB0	6:0	SIMO Buck-Boost Channel 0 Target Output Voltage This 7-bit configuration is a piece-wise linear transfer function with 25mV increments from 0.5V to 1.675V and 50mV increments from 1.7V to 5.5V.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V ... 0x30 = 1.700V 0x31 = 1.750V 0x32 = 1.800V ... 0x7B = 5.450V 0x7C = 5.500V 0x7D to 0x7F = Reserved

CNFG_SBB0_B (0x2A)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	OP_MODE	–	–	ADE_SBB0	EN_SBB0[2:0]		
Reset	0b0	OTP	–	–	OTP	OTP		
Access Type	Write, Read	Write, Read	–	–	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
OP_MODE	6	Operation Mode of SBB0	0 = Buck-boost mode 1 = Buck mode
ADE_SBB0	3	SIMO Buck-Boost Channel 0 Active-Discharge Enable	0 = The active discharge function is disabled. When SBB0 is disabled, its discharge rate is a function of the output capacitance and the external load. 1 = The active discharge function is enabled. When SBB0 is disabled, an internal resistor (RAD_SBB0) is activated from SBB0 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal RAD_SBB0 load.
EN_SBB0	2:0	Enable control for SIMO Buck-Boost Channel 0, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

CNFG_SBB1_A (0x2B)

BIT	7	6	5	4	3	2	1	0
Field	–	TV_SBB1[6:0]						
Reset	–	OTP						
Access Type	–	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB1	6:0	SIMO Buck-Boost Channel 1 Target Output Voltage This 7-bit configuration is a piece-wise linear transfer function with 25mV increments from 0.5V to 1.675V and 50mV increments from 1.7V to 5.5V.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V ... 0x30 = 1.700V 0x31 = 1.750V 0x32 = 1.800V ... 0x7B = 5.450V 0x7C = 5.500V 0x7D to 0x7F = Reserved

CNFG_SBB1_B (0x2C)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	OP_MODE	–	–	ADE_SBB1	EN_SBB1[2:0]		
Reset	0b0	OTP	–	–	OTP	OTP		
Access Type	Write, Read	Write, Read	–	–	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
OP_MODE	6	Operation Mode of SBB1	0 = Buck-boost mode 1 = Buck mode
ADE_SBB1	3	SIMO Buck-Boost Channel 1 Active-Discharge Enable	0 = The active discharge function is disabled. When SBB1 is disabled, its discharge rate is a function of the output capacitance and the external load. 1 = The active discharge function is enabled. When SBB1 is disabled, an internal resistor (RAD_SBB1) is activated from SBB1 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal RAD_SBB1 load.
EN_SBB1	2:0	Enable control for SIMO buck-boost channel 1, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

CNFG_SBB2_A (0x2D)

BIT	7	6	5	4	3	2	1	0
Field	–	TV_SBB2[6:0]						
Reset	–	OTP						
Access Type	–	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB2	6:0	<p>SIMO Buck-Boost Channel 2 Target Output Voltage</p> <p>This 7-bit configuration is a piece-wise linear transfer function with 25mV increments from 0.5V to 1.675V and 50mV increments from 1.7V to 5.5V.</p>	<p>0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V ... 0x30 = 1.700V 0x31 = 1.750V 0x32 = 1.800V ... 0x7B = 5.450V 0x7C = 5.500V 0x7D to 0x7F = Reserved</p>

CNFG_SBB2_B (0x2E)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	OP_MODE	–	–	ADE_SBB2	EN_SBB2[2:0]		
Reset	0b0	OTP	–	–	OTP	OTP		
Access Type	Write, Read	Write, Read	–	–	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
OP_MODE	6	Operation Mode of SBB2	<p>0 = Buck-boost mode 1 = Buck mode</p>
ADE_SBB2	3	SIMO Buck-Boost Channel 2 Active-Discharge Enable	<p>0 = The active discharge function is disabled. When SBB2 is disabled, its discharge rate is a function of the output capacitance and the external load.</p> <p>1 = The active discharge function is enabled. When SBB2 is disabled, an internal resistor (R_{AD_SBB2}) is activated from SBB2 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R_{AD_SBB2} load.</p>

BITFIELD	BITS	DESCRIPTION	DECODE
EN_SBB2	2:0	Enable control for SIMO buck-boost channel 2, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

CNFG_SBB_TOP (0x2F)

BIT	7	6	5	4	3	2	1	0
Field	OP_MODE_CHG	–	–	–	–	–	DRV_SBB[1:0]	
Reset	OTP	–	–	–	–	–	OTP	
Access Type	Write, Read	–	–	–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
OP_MODE_CHG	7	Operation mode of the charging channel of SIMO	0 = Buck-boost mode 1 = Buck mode
DRV_SBB	1:0	SIMO Buck-Boost (all channels) Drive Strength Trim. See the <i>Drive Strength</i> section for more details.	0b00 = Fastest transition time 0b01 = A little slower than 0b00 0b10 = A little slower than 0b01 0b11 = A little slower than 0b10

CNFG_SBB_TOP_B (0x30)

BIT	7	6	5	4	3	2	1	0
Field	IP_CHG[1:0]		IP_SBB2[1:0]		IP_SBB1[1:0]		IP_SBB0[1:0]	
Reset	OTP		OTP		OTP		OTP	
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
IP_CHG	7:6	SIMO Buck-Boost Charging Channel Peak Current Limit	0b00 = 2.000A 0b01 = 1.500A 0b10 = 1.000A 0b11 = 0.500A
IP_SBB2	5:4	SIMO Buck-Boost Channel 2 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A
IP_SBB1	3:2	SIMO Buck-Boost Channel 1 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A
IP_SBB0	1:0	SIMO Buck-Boost Channel 0 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A

CNFG_LDO0_A (0x38)

BIT	7	6	5	4	3	2	1	0
Field	TV_LDO	TV_LDO[6:0]						
Reset	0b0	OTP						
Access Type	Write, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TV_LDO	7	LDO Output Voltage. This bit applies a 1.325V offset to the output voltage of the LDO.	0b0 = No offset 0b1 = 1.325V offset
TV_LDO	6:0	LDO Target Output Voltage This 7-bit configuration is a linear transfer function that starts at 0.5V, ends at 3.675V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V ... 0x7E = 3.650V 0x7F = 3.675V When TV_LDO[7] = 0, TV_LDO[6:0] sets the LDO's output voltage range from 0.5V to 3.675V. When TV_LDO[7] = 1, TV_LDO[6:0] sets the LDO's output voltage from 1.825V to 5V.

CNFG_LDO0_B (0x39)


BIT	7	6	5	4	3	2	1	0
Field	RSVD[2:0]			LDO_MD	ADE_LDO	EN_LDO[2:0]		
Reset	0b000			OTP	OTP	OTP		
Access Type	Write, Read			Write, Read	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
LDO_MD	4	Operation Mode of LDO0	0 = Low-dropout linear regulator (LDO) mode 1 = Load switch (LSW) mode

BITFIELD	BITS	DESCRIPTION	DECODE
ADE_LDO	3	LDO0 Active-Discharge Enable	<p>0 = The active discharge function is disabled. When LDO0 is disabled, its discharge rate is a function of the output capacitance and the external load.</p> <p>1 = The active discharge function is enabled. When LDO0 is disabled, an internal resistor (RAD_LDO0) is activated from LDO0 to GND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal RAD_LDO0 load.</p>
EN_LDO	2:0	Enable Control for LDO0, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	<p>0b000 = FPS slot 0</p> <p>0b001 = FPS slot 1</p> <p>0b010 = FPS slot 2</p> <p>0b011 = FPS slot 3</p> <p>0b100 = Off irrespective of FPS</p> <p>0b101 = Same as 0b100</p> <p>0b110 = On irrespective of FPS</p> <p>0b111 = Same as 0b110</p>

Typical Application Circuits

Typical Applications Circuit



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	OPTIONS
MAX77659ENV+*	-40°C to +85°C	30 WLP	
MAX77659AENV+T	-40°C to +85°C	30 WLP	Table 2

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

*Custom samples only. Not for production or stock. Contact factory for more information.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/21	Initial release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.