True low-power platform, $44-\mu \mathrm{A} / \mathrm{MHz}$ operating current, $210-n A$ holding current for 4 KB of RAM, up to $768-K B$ code flash memory and 48-KB RAM, Capacitive sensing unit, from 30 to 128 pins, 1.6-5.5 V

## 1. OUTLINE

### 1.1 Features

Ultra-low power consumption technology

- VDD = single power supply voltage of 1.6 to 5.5 V
- HALT mode
- STOP mode

High-speed wakeup from the STOP mode is possible.

- SNOOZE mode


## RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed $(0.03125 \mu \mathrm{~s} @ 32 \mathrm{MHz}$ operation with the high-speed on-chip oscillator clock) to ultra-low speed ( $30.5 \mu \mathrm{~s}$ @ 32.768 kHz operation with the subsystem clock)
- Multiply/divide/multiply \& accumulate instructions are supported.
- Address space: 1 MB
- General-purpose registers: (8-bit register $\times 8$ ) $\times 4$ banks
- On-chip RAM: 12 to 48 KB


## Code flash memory

- Code flash memory: 96 to 768 KB
- Block size: 2 KB
- Prohibition of block erase and rewriting (security function)
- On-chip debugging
- Self-programming (with boot swapping and flash shield window)


## Data flash memory

- Data flash memory: 8 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (typ.)

High-speed on-chip oscillator

- Select from $32 \mathrm{MHz}, 24 \mathrm{MHz}, 16 \mathrm{MHz}, 12 \mathrm{MHz}$, $8 \mathrm{MHz}, 6 \mathrm{MHz}, 4 \mathrm{MHz}, 3 \mathrm{MHz}, 2 \mathrm{MHz}$, or 1 MHz
- High accuracy: $\pm 1.0 \%$ (VDD $=1.8$ to 5.5 V ,

$$
\left.\mathrm{TA}=-20 \text { to }+85^{\circ} \mathrm{C}\right)
$$

Middle-speed on-chip oscillator

- Select from $4 \mathrm{MHz}, 3 \mathrm{MHz}, 2 \mathrm{MHz}$, or 1 MHz (with adjustability)

Low-speed on-chip oscillator

- 32.768 kHz (typ.) (with adjustability)

Operating ambient temperature

- $\mathrm{TA}=-40$ to $+85^{\circ} \mathrm{C}$ (2D: Consumer applications)
- $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}$ (3C: Industrial applications)

Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detectors (LVD0 and LVD1)

Data transfer controller (DTC)

- Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode
- Activation sources: Activated by interrupt sources.
- Chain transfer function

SNOOZE mode sequencer (SMS)

- Calculations and comparison of values by the commands for use in processing by the sequencer can realize intermittent operations where the RL78/G23 does not have to return to normal operation.
- Sequentially handling a total of 32 processes with the use of desired commands from among 21 different ones
- The SNOOZE mode sequencer offers operation with low power consumption without using the CPU, flash memory, and RAM.

Logic and event link controller (ELCL)

- Event signals can be set up between specified peripheral functions.
- The signals can be generated by the input of multiple event signals to the logic circuit.
- Flip-flop circuits are incorporated to handle setting and resetting functions.


## Serial interface

- SPI (CSINote 1): 3 to 8 channels
- UART/UART (LIN-bus supported)/UARTA:

3 to 6 channels

- ${ }^{2} \mathrm{C} /$ Simplified $\mathrm{I}^{2} \mathrm{C}: 4$ to 10 channels

Remote control signal receiver

- 1 channel
- Matching of 4 waveform patterns
(header, data 0, data 1, and special data)


## Timer

- 16 -bit timer: 8 to 16 channels
-32-bit interval timer: 1 channel in 32-bit mode
2 channels in 16-bit mode
4 channels in 8 -bit mode
- Realtime clock: 1 channel (counting of one second to 99 years, alarm interrupt, and clock correction)
- Watchdog timer: 1 channel (operates with the dedicated low-speed on-chip oscillator clock)

A/D converter

- 8-/10-/12-bit resolution A/D converter

$$
(\mathrm{VDD}=1.6 \text { to } 5.5 \mathrm{~V})
$$

- Analog input: 8 to 26 channels
- Internal reference voltage ( 1.48 V ) and temperature sensor


## D/A converter

- 8-bit resolution D/A converter (VDD $=1.6$ to 5.5 V )
- Analog output: 2 channels
- Output voltage: 0 V to VDD
- Realtime output function


## Comparator

- 2 channels
- Operating modes: Comparator high-speed mode and comparator low-speed mode
- The external reference voltage and the internal reference voltage or D/A converter output are selectable as the reference voltage.

Capacitive sensing unit

- CTSU2L operating voltage condition:

$$
\text { VDD }=1.8 \text { to } 5.5 \mathrm{~V}
$$

- Self-capacitance method: A single pin configures a single key, supporting up to 32 keys
- Mutual capacitance method: Matrix configuration with $8 \times 8$ pins, supporting up to 64 keys

Input/output port pins

- Number of port pins:

26 to 120 ( N -ch open drain I/O
[withstand voltage of 6 V ]: 2 to 4 , N -ch open drain I/O [VDD withstand voltageNote 2/EVDD withstand voltage ${ }^{\text {Note } 3 \text { 3]: }} 10$ to 33, output current control pins: 6 to 8)

- Can be set to N-ch open drain or TTL input buffer, and use of an on-chip pull-up resistor can be specified.
- Connectable to a device with different voltage (1.8, 2.5, or 3 V)

Others

- BCD (binary-coded decimal) correction circuit
- Key interrupt input
- Clock output/buzzer output controller

Note 1. Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

Note 2. This applies to the 30 - to 52-pin products.
Note 3. This applies to the 64 - to 128 -pin products.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

O ROM, RAM capacities

| Flash ROM | Data <br> flash | RAM | RL78/G23 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 30 pins | 32 pins | 36 pins | 40 pins | 44 pins | 48 pins |
| 768 KB | 8 KB | 48 KB | - | - | - | - | R7F100GFN | R7F100GGN |
| 512 KB | 8 KB | 48 KB | - | - | - | - | R7F100GFL | R7F100GGL |
| 384 KB | 8 KB | 32 KB | - | - | - | - | R7F100GFK | R7F100GGK |
| 256 KB | 8 KB | 24 KB | R7F100GAJ | R7F100GBJ | R7F100GCJ | R7F100GEJ | R7F100GFJ | R7F100GGJ |
| 192 KB | 8 KB | 20 KB | R7F100GAH | R7F100GBH | R7F100GCH | R7F100GEH | R7F100GFH | R7F100GGH |
| 128 KB | 8 KB | 16 KB | R7F100GAG | R7F100GBG | R7F100GCG | R7F100GEG | R7F100GFG | R7F100GGG |
| 96 KB | 8 KB | 12 KB | R7F100GAF | R7F100GBF | R7F100GCF | R7F100GEF | R7F100GFF | R7F100GGF |


| Flash ROM | Data <br> flash | RAM | RL78/G23 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 52 pins | 64 pins | 80 pins | 100 pins | 128 pins |
| 768 KB | 8 KB | 48 KB | R7F100GJN | R7F100GLN | R7F100GMN | R7F100GPN | R7F100GSN |
| 512 KB | 8 KB | 48 KB | R7F100GJL | R7F100GLL | R7F100GML | R7F100GPL | R7F100GSL |
| 384 KB | 8 KB | 32 KB | R7F100GJK | R7F100GLK | R7F100GMK | R7F100GPK | R7F100GSK |
| 256 KB | 8 KB | 24 KB | R7F100GJJ | R7F100GLJ | R7F100GMJ | R7F100GPJ | R7F100GSJ |
| 192 KB | 8 KB | 20 KB | R7F100GJH | R7F100GLH | R7F100GMH | R7F100GPH | - |
| 128 KB | 8 KB | 16 KB | R7F100GJG | R7F100GLG | R7F100GMG | R7F100GPG | - |
| 96 KB | 8 KB | 12 KB | R7F100GJF | R7F100GLF | - | - | - |

### 1.2 List of Part Numbers

Figure 1-1 Part Number, Memory Size, and Package of RL78/G23

| Ordering part number | Product name |
| :---: | :---: |

Table 1-1 List of Ordering Part Numbers (1/3)

| Pin count | Package | Fields of Application Note 1 | Ordering Part Number |  | Renesas Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Product Name | Packaging Specification |  |
| 30 pins | 30-pin plastic LSSOP <br> ( 7.62 mm (300), $0.65-\mathrm{mm}$ pitch) | C | R7F100GAF3CSP, R7F100GAG3CSP, R7F100GAH3CSP, R7F100GAJ3CSP | \#AA0, \#BA0 \#HAO | PLSP0030JB-B |
|  |  | D | R7F100GAF2DSP, R7F100GAG2DSP, R7F100GAH2DSP, R7F100GAJ2DSP |  |  |
| 32 pins | 32-pin plastic HWQFN ( $5 \times 5 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch) | C | R7F100GBF3CNP, R7F100GBG3CNP, R7F100GBH3CNP, R7F100GBJ3CNP | $\begin{aligned} & \text { \#AAO, \#BAO } \\ & \text { \#HAO } \end{aligned}$ | PWQN0032KE-A |
|  |  | D | R7F100GBF2DNP, R7F100GBG2DNP, R7F100GBH2DNP, R7F100GBJ2DNP |  |  |
| 32 pins | 32-pin plastic LQFP <br> ( $7 \times 7 \mathrm{~mm}, 0.80-\mathrm{mm}$ pitch) | C | R7F100GBF3CFP, R7F100GBG3CFP, R7F100GBH3CFP, R7F100GBJ3CFP | \#AAO, \#BAO \#HAO | PLQP0032GB-A |
|  |  | D | R7F100GBF2DFP, R7F100GBG2DFP, R7F100GBH2DFP, R7F100GBJ2DFP |  |  |
| 36 pins | 36-pin plastic WFLGA <br> ( $4 \times 4 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GCF3CLA, R7F100GCG3CLA, R7F100GCH3CLA, R7F100GCJ3CLA | $\begin{aligned} & \text { \#BC0, \#AC0 } \\ & \text { \#HC0 } \end{aligned}$ | Note 2 |
|  |  | D | R7F100GCF2DLA, R7F100GCG2DLA, R7F100GCH2DLA, R7F100GCJ2DLA |  |  |
| 40 pins | 40-pin plastic HWQFN ( $6 \times 6 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GEF3CNP, R7F100GEG3CNP, R7F100GEH3CNP, R7F100GEJ3CNP | \#AAO, \#BAO <br> \#HAO | PWQN0040KD-A |
|  |  | D | R7F100GEF2DNP, R7F100GEG2DNP, R7F100GEH2DNP, R7F100GEJ2DNP |  |  |
| 44 pins | 44-pin plastic LQFP <br> ( $10 \times 10 \mathrm{~mm}, 0.80-\mathrm{mm}$ pitch) | C | R7F100GFF3CFP, R7F100GFG3CFP, R7F100GFH3CFP, R7F100GFJ3CFP, R7F100GFK3CFP, R7F100GFL3CFP, R7F100GFN3CFP | \#AAO, \#BAO \#HAO | PLQP0044GC-A |
|  |  | D | R7F100GFF2DFP, R7F100GFG2DFP, R7F100GFH2DFP, R7F100GFJ2DFP, R7F100GFK2DFP, R7F100GFL2DFP, R7F100GFN2DFP |  |  |
| 48 pins | 48-pin plastic LFQFP <br> ( $7 \times 7 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GGF3CFB, R7F100GGG3CFB, R7F100GGH3CFB, R7F100GGJ3CFB, R7F100GGK3CFB, R7F100GGL3CFB, R7F100GGN3CFB | \#AAO, \#BAO \#HAO | PLQP00048KB-B |
|  |  | D | R7F100GGF2DFB, R7F100GGG2DFB, R7F100GGH2DFB, R7F100GGJ2DFB, R7F100GGK2DFB, R7F100GGL2DFB, R7F100GGN2DFB |  |  |
| 48 pins | 48-pin plastic HWQFN <br> ( $7 \times 7 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GGF3CNP, R7F100GGG3CNP, R7F100GGH3CNP, R7F100GGJ3CNP, R7F100GGK3CNP, R7F100GGL3CNP, R7F100GGN3CNP | $\begin{aligned} & \text { \#AAO, \#BAO } \\ & \text { \#HAO } \end{aligned}$ | PWQN0048KC-A |
|  |  | D | R7F100GGF2DNP, R7F100GGG2DNP, R7F100GGH2DNP, R7F100GGJ2DNP, R7F100GGK2DNP, R7F100GGL2DNP, R7F100GGN2DNP |  |  |

Table 1-1 List of Ordering Part Numbers (2/3)

| Pin count | Package | Fields of Application Note 1 | Ordering Part Number |  | Renesas Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Product Name | Packaging Specification |  |
| 52 pins | 52-pin plastic LQFP <br> ( $10 \times 10 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch) | C | R7F100GJF3CFA, R7F100GJG3CFA, R7F100GJH3CFA, R7F100GJJ3CFA, R7F100GJK3CFA, R7F100GJL3CFA, R7F100GJN3CFA | \#AAO, \#BAO \#HAO | PLQP0052JA-A |
|  |  | D | R7F100GJF2DFA, R7F100GJG2DFA, R7F100GJH2DFA, R7F100GJJ2DFA, R7F100GJK2DFA, R7F100GJL2DFA, R7F100GJN2DFA |  |  |
| 64 pins | 64-pin plastic LQFP <br> ( $12 \times 12 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch) | C | R7F100GLF3CFA, R7F100GLG3CFA, R7F100GLH3CFA, R7F100GLJ3CFA, R7F100GLK3CFA, R7F100GLL3CFA, R7F100GLN3CFA | \#AAO, \#BAO \#HAO | PLQP0064JA-A |
|  |  | D | R7F100GLF2DFA, R7F100GLG2DFA, R7F100GLH2DFA, R7F100GLJ2DFA, R7F100GLK2DFA, R7F100GLL2DFA, R7F100GLN2DFA |  |  |
| 64 pins | 64-pin plastic LFQFP <br> (10× $10 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GLF3CFB, R7F100GLG3CFB, R7F100GLH3CFB, R7F100GLJ3CFB, R7F100GLK3CFB, R7F100GLL3CFB, R7F100GLN3CFB | \#AAO, \#BAO \#HAO | PLQP0064KB-C |
|  |  | D | R7F100GLF2DFB, R7F100GLG2DFB, R7F100GLH2DFB, R7F100GLJ2DFB, R7F100GLK2DFB, R7F100GLL2DFB, R7F100GLN2DFB |  |  |
| 64 pins | 64-pin plastic WFLGA <br> ( $5 \times 5 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GLF3CLA, R7F100GLG3CLA, R7F100GLH3CLA, R7F100GLJ3CLA, R7F100GLK3CLA, R7F100GLL3CLA, R7F100GLN3CLA | $\begin{aligned} & \text { \#BC0, \#AC0 } \\ & \text { \#HC0 } \end{aligned}$ | Note 3 |
|  |  | D | R7F100GLF2DLA, R7F100GLG2DLA, R7F100GLH2DLA, R7F100GLJ2DLA, R7F100GLK2DLA, R7F100GLL2DLA, R7F100GLN2DLA |  |  |
| 80 pins | 80-pin plastic LQFP <br> ( $14 \times 14 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch) | C | R7F100GMG3CFA, R7F100GMH3CFA, R7F100GMJ3CFA, R7F100GMK3CFA, R7F100GML3CFA, R7F100GMN3CFA | \#AAO, \#BAO \#HAO | PLQP0080JA-B |
|  |  | D | R7F100GMG2DFA, R7F100GMH2DFA, R7F100GMJ2DFA, R7F100GMK2DFA, R7F100GML2DFA, R7F100GMN2DFA |  |  |
| 80 pins | 80-pin plastic LFQFP <br> ( $12 \times 12 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GMG3CFB, R7F100GMH3CFB, R7F100GMJ3CFB, R7F100GMK3CFB, R7F100GML3CFB, R7F100GMN3CFB | $\begin{aligned} & \text { \#AAO, \#BAO } \\ & \text { \#HAO } \end{aligned}$ | PLQP0080KB-B |
|  |  | D | R7F100GMG2DFB, R7F100GMH2DFB, R7F100GMJ2DFB, R7F100GMK2DFB, R7F100GML2DFB, R7F100GMN2DFB |  |  |
| 100 pins | 100-pin plastic LFQFP <br> ( $14 \times 14 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GPG3CFB, R7F100GPH3CFB, R7F100GPJ3CFB, R7F100GPK3CFB, R7F100GPL3CFB, R7F100GPN3CFB | \#AAO, \#BAO \#HAO | PLQP0100KB-B |
|  |  | D | R7F100GPG2DFB, R7F100GPH2DFB, R7F100GPJ2DFB, R7F100GPK2DFB, R7F100GPL2DFB, R7F100GPN2DFB |  |  |

Table 1-1 List of Ordering Part Numbers (3/3)

| Pin count | Package | Fields of Application Note 1 | Ordering Part Number |  | Renesas Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Product Name | Packaging Specification |  |
| 100 pins | 100-pin plastic LQFP <br> ( $14 \times 20 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$ | C | R7F100GPG3CFA, R7F100GPH3CFA, R7F100GPJ3CFA, R7F100GPK3CFA, R7F100GPL3CFA, R7F100GPN3CFA | \#AAO, \#BAO <br> \#HAO | PLQP0100JC-A |
|  |  | D | R7F100GPG2DFA, R7F100GPH2DFA, R7F100GPJ2DFA, R7F100GPK2DFA, R7F100GPL2DFA, R7F100GPN2DFA |  |  |
| 128 pins | 128-pin plastic LFQFP <br> ( $14 \times 20 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch) | C | R7F100GSJ3CFB, R7F100GSK3CFB, R7F100GSL3CFB, R7F100GSN3CFB | \#AAO, \#BAO \#HAO | PLQP0128KD-A |
|  |  | D | R7F100GSJ2DFB, R7F100GSK2DFB, R7F100GSL2DFB, R7F100GSN2DFB |  |  |

Note 1. For the fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G23.
Note 2. The 36-pin plastic WFLGA products are in planning. Contact a Renesas Electronics sales office for details.
Note 3. The 64-pin plastic WFLGA products are in planning. Contact a Renesas Electronics sales office for details.

### 1.3 Pin Configuration (Top View)

### 1.3.1 30-pin products

- 30-pin plastic LSSOP ( 7.62 mm (300), $0.65-\mathrm{mm}$ pitch)


Note $\quad$ Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.2 32-pin products

- 32-pin plastic HWQFN ( $5 \times 5 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)
- 32-pin plastic LQFP ( $7 \times 7 \mathrm{~mm}, 0.80-\mathrm{mm}$ pitch)


Note 1. Not present in products with 128 or fewer Kbytes of code flash memory.
Note 2. The 32-pin plastic LQFP ( $7 \times 7 \mathrm{~mm}, 0.80-\mathrm{mm}$ pitch) products do not have an exposed die pad.

## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.
Remark 3. It is recommended to connect an exposed die pad to Vss.

### 1.3.3 36-pin products

- 36-pin plastic WFLGA ( $4 \times 4 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


|  | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | P60/EO60/CCD04/ SCLA0 | Vdd | P121/X1/XT1/EI121 | P122/X2/EXCLK/XT2/ <br> EXCLKS/EI122 | P137/EI137/INTP0 | P40/TOOLO |
| 5 | P62/CCD06 | P61/EO61/CCD05/SD AA0 | Vss | REGC | $\overline{\text { RESET }}$ | $\begin{aligned} & \text { P120/ANI19/IVCMP1/ } \\ & \text { El120 } \end{aligned}$ |
| 4 | P72/TS04/SO21/ <br> TxDA0 | P71/TS03/SI21/ SDA21/RxDA0 | P14/VCOUT1/EO14/ <br> RxD2/SI20/SDA20/ <br> (SCLAO)/(TIO3)/ <br> (TO03) | P31/TS01/EI31/TI03/ <br> TO03/INTP4/ <br> PCLBUZO | $\begin{aligned} & \text { P00/TS26Note/EIOO/ } \\ & \text { TIOO/TxD1 } \end{aligned}$ | P01/TS27Note/EI01/ <br> EO01/TO00/RxD1 |
| 3 | P50/TS00/EI50/EO50/ CCD03/INTP1/SI11/ SDA11 | P70/TS02/RIN0/ SCK21/SCL21 | P15/EO15/PCLBUZ1/ <br> SCK20/SCL20/ <br> (TIO2)/(TOO2) | P22/ANI2/ANOO/ TS20Note/EI22 | P20/ANIO/AVREFP/ El20 | P21/ANI1/AVREFM/ El21 |
| 2 | P30/VCOUTO/TSCAP/ <br> El30/INTP3/RTC1HZ/ <br> SCK11/SCL11 | P16/EO16/CCD00/ <br> TI01/TO01/INTP5/ <br> (RxD0) | P12/EI12/EO12/SO00/ <br> TxD0/TOOLTxD/ <br> (TI05)/(TO05) | P11/EI11/EO11/SIO0/ <br> RxD0/TOOLRxD/ <br> SDA00/(TIO6)/(TO06) | P24/ANI4/TS22Note | P23/ANI3/ANO1/ <br> IVREFO/TS21Note/ El23 |
| 1 | P51/EI51/EO51/ CCD02/INTP2/ SO11 | P17/EO17/CCD01/ TIO2/TO02/(TxD0) | P13/IVREF1/EO13/ <br> TxD2/SO20/(SDAA0)/ <br> (TIO4)/(TO04) | P10/EI10/EO10/ <br> SCK00/SCLO0/ <br> (TIO7)/(TO07) | P147/ANI18/IVCMP0/ El147 | P25/ANI5/TS23Note |

Note $\quad$ Not present in products with 128 or fewer Kbytes of code flash memory.

## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.4 40-pin products

- 40-pin plastic HWQFN ( $6 \times 6 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


Note $\quad$ Not present in products with 128 or fewer Kbytes of code flash memory.

## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

Remark 3. It is recommended to connect an exposed die pad to Vss.

### 1.3.5 44-pin products

- 44-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.80-\mathrm{mm}$ pitch $)$


Note
Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.6 48-pin products

- 48-pin plastic LFQFP ( $7 \times 7 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch $)$
- 48-pin plastic HWQFN ( $7 \times 7 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


Note 1. Not present in products with 128 or fewer Kbytes of code flash memory.
Note 2. The 32 -pin plastic LQFP ( $7 \times 7 \mathrm{~mm}, 0.80-\mathrm{mm}$ pitch) products do not have an exposed die pad.

## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.7 52-pin products

- 52-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$


Note $\quad$ Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.8 64-pin products

- 64-pin plastic LQFP ( $12 \times 12 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch)
- 64-pin plastic LFQFP ( $10 \times 10 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch $)$


Note $\quad$ Not present in products with 128 or fewer Kbytes of code flash memory.

Caution 1. Connect the EVsso pin to the same ground as the Vss pin.
Caution 2. Make sure that the voltage on the Vdd pin is no less than that on the EVddo pin.
Caution 3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDDO pins and connect the Vss and EVsso pins to separate ground lines.
Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

- 64-pin plastic WFLGA ( $5 \times 5 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


|  | A | B | C | D | E | F | G | H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | EVddo | EVsso | P121/X1/EI121/ VBAT | P122/X2/EXCLK /EI122 | P137/INTP0/ <br> El137 | P123/XT1 | P124/XT2/ <br> EXCLKS | P120/ANI19/ IVCMP1/EI120 |
| 7 | P60/CCD04/ <br> SCLA0/EO60 | VDD | Vss | REGC | RESET | P01/TS27Note/ <br> EI01/EO01/ <br> TO00 | P00/TS26Note/ EIOO/TIOO | P140/PCLBUZ0/ INTP6 |
| 6 | P61/CCD05/ SDAA0/EO61 | P62/CCD06/ <br> SCLA1 | P63/CCD07/ SDAA1 | P40/TOOLO | P41/TI07/TO07/ <br> RxDA1 | P43/CLKA1 | P02/ANI17/ <br> TS28Note/ <br> SO10/TxD1 | P141/PCLBUZ1/ INTP7 |
| 5 | P77/KR7/TS09/ <br> INTP11/(TxD2) | P31/TI03/TO03/ <br> INTP4/TS01/ <br> EI31/(PCLBUZO) | P53/(INTP11) | $\begin{aligned} & \text { P42/T104/TO04/ } \\ & \text { TxDA1 } \end{aligned}$ | P03/ANI16/ <br> TS29Note/ <br> SI10/RxD1/ <br> SDA10 | P04/SCK10/ <br> SCL10 | P130 | P20/ANIO/ <br> AVRefp/EI20 |
| 4 | P75/KR5/TS07/ <br> INTP9/SCK01/ SCL01 | P76/KR6/TS08/ <br> INTP10/(RxD2) | P52/(INTP10) | P54 | P16/CCD00/ <br> TI01/TO01/ <br> INTP5/EO16/ <br> (SI00)/(RxD0) | P21/ANI1/ <br> AVREFM/EI21 | P22/ANI2/ANOO /EI22/TS20Note | P23/ANI3/ANO1 <br> /IVREFO/EI23/ <br> TS21 Note |
| 3 | P70/KR0/TS02/ <br> RINO/SCK21/ <br> SCL21 | $\begin{aligned} & \text { P73/KR3/TS05/ } \\ & \text { SO01 } \end{aligned}$ | P74/KR4/TS06/ <br> INTP8/SI01/ <br> SDA01 | $\begin{aligned} & \text { P17/CCD01/ } \\ & \text { TIO2/TO02/ } \\ & \text { EO17/(SO00)/ } \\ & \text { (TxD0) } \end{aligned}$ | $\begin{aligned} & \text { P15/SCK20/ } \\ & \text { SCL20/EO15/ } \\ & (\mathrm{T} 102) /(\mathrm{TO} 02) \end{aligned}$ | P12/SO00/TxD0 <br> /TOOLTxD/EI12/ <br> EO12/(INTP5)/ <br> (TI05)/(TO05) | P24/ANI4/ TS22 Note | P26/ANI6/ TS24Note |
| 2 | P30/INTP3/ <br> TSCAP/ <br> RTC1HZ/EI30/ <br> VCOUTO/ <br> SCK11/SCL11 | P72/KR2/TS04/ <br> SO21/TxDA0 | P71/KR1/TS03/ <br> SI21/SDA21/ <br> RxDA0 | P06/TS11/TI06/ <br> TO06/CLKAO | P14/RxD2/ <br> SI20/SDA20/ <br> VCOUT1/EO14/ <br> (SCLAO)/(TIO3)/ <br> (TO03) | P11/SI00/RxD0/ TOOLRxD/ SDA00/EI11/ EO11/(TI06)/ (TO06) | P25/ANI5/ TS23Note | P27/ANI7/ TS25Note |
| 1 | $\begin{aligned} & \text { P05/TS10/TI05/ } \\ & \text { TO05 } \end{aligned}$ | P50/CCD03/ <br> TS00/EI50/ <br> E050/INTP1/ <br> SI11/SDA11 | P51/CCD02/ <br> EI51/EO51/ <br> INTP2/SO11 | P55/(PCLBUZ1)/ (SCK00) | P13/TxD2/SO20 /IVREF1/EO13/ (SDAAO)/(TIO4)/ (TO04) | P10/SCK00/ <br> SCL00/EI10/ <br> EO10/(TIO7)/ <br> (TO07) | P146 | P147/ANI18/ <br> EI147/IVCMP0 |

Note $\quad$ Not present in products with 128 or fewer Kbytes of code flash memory.
Caution 1. Connect the EVsso pin to the same ground as the Vss pin.
Caution 2. Make sure that the voltage on the Vdd pin is no less than that on the EVddo pin.
Caution 3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

## Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDDo pins and connect the Vss and EVsso pins to separate ground lines.
Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral l/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.9 80-pin products

- 80-pin plastic LQFP ( $14 \times 14 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch)
- 80-pin plastic LFQFP ( $12 \times 12 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch $)$


Caution 1. Connect the EVsso pin to the same ground as the Vss pin.
Caution 2. Make sure that the voltage on the Vdd pin is no less than that on the EVddo pin.
Caution 3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).
Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDDo pins and connect the Vss and EVsso pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.10 100-pin products

- 100-pin plastic LFQFP ( $14 \times 14 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


Caution 1. Connect the EVsso and EVss1 pins to the same ground as the Vss pin.
Caution 2. Make sure that the voltage on the VdD pin is no less than that on the EVDDo and EVdD1 pins. Also make sure that the voltage on the EVddo is the same as that on the EVdD1 pin.

Caution 3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).
Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0, and EVDD1 pins and connect the Vss, EVss0, and EVss1 pins to separate ground lines.
Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

- 100-pin plastic LQFP ( $14 \times 20 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$


Caution 1. Connect the EVss0 and EVss1 pins to the same ground as the Vss pin.
Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDDo and EVDD1 pins. Also make sure that the voltage on the EVdDo is the same as that on the EVDD1 pin.

Caution 3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDDo, and EVDD1 pins and connect the Vss, EVsso, and EVss1 pins to separate ground lines.
Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.3.11 128-pin products

- 128-pin plastic LFQFP ( $14 \times 20 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


Caution 1. Connect the EVsso and EVss1 pins to the same ground as the Vss pin.
Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDDo and EVdD1 pins. Also make sure that the voltage on the EVddo is the same as that on the EVdD1 pin.

Caution 3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark 1. For pin identification, see 1.4 Pin Identification.
Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDDo, and EVDD1 pins and connect the Vss, EVsso, and EVss1 pins to separate ground lines.
Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-10 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G23 User's Manual.

### 1.4 Pin Identification

| ANIO to ANI14, |  |
| :---: | :---: |
| ANI16 to ANI26: | Analog input |
| ANO0, ANO1: | Analog output |
| AVREFM: | Analog reference voltage minus |
| AVrefp: | Analog reference voltage plus |
| CCD00 to CCD07: | Controlled current drive output |
| CLKA0, CLKA1: | Asynchronous serial clock output |
| El00, El01, El10 to El12, |  |
| EI20 to EI23, El30, El31, |  |
| El50, El51, |  |
| El120 to El122, |  |
| El137, El147: | Logic \& event link controller input |
| EO01, EO10 to EO17, |  |
| E050, E051, |  |
| E060, E061: | Logic \& event link controller output |
| EVddo, EVDD1: | Power supply for port |
| EVsso, EVss1: | Ground for port |
| EXCLK: | External clock input |
|  | (main system clock) |
| EXCLKS: | External clock input |
|  | (subsystem clock) |
| INTP0 to INTP11: | Interrupt request from |
|  | Peripheral |
| IVCMP0, IVCMP1: | Comparator input |
| IVREF0, IVREF1: | Comparator reference input |
| KR0 to KR7: | Key return |
| P00 to P07: | Port 0 |
| P10 to P17: | Port 1 |
| P20 to P27: | Port 2 |
| P30 to P37: | Port 3 |
| P40 to P47: | Port 4 |
| P50 to P57: | Port 5 |
| P60 to P67: | Port 6 |
| P70 to P77: | Port 7 |
| P80 to P87: | Port 8 |
| P90 to P97: | Port 9 |
| P100 to P106: | Port 10 |
| P110 to P117: | Port 11 |
| P120 to P127: | Port 12 |
| P130, P137: | Port 13 |
| P140 to P147: | Port 14 |
| P150 to P156: | Port 15 |


| PCLBUZO, PCLBUZ1: | Programmable clock output/buzzer |
| :---: | :---: |
|  | Output |
| REGC: | Regulator capacitance |
| RESET: | Reset |
| RINO: | IR remote controller input |
| RTC1HZ: | Realtime clock correction clock ( 1 Hz ) |
|  | Output |
| RxD0 to RxD3, |  |
| RxDA0, RxDA1: | Receive data |
| SCLA0, SCLA1, |  |
| SCK00, SCK01, SCK10, |  |
| SCK11, SCK20, SCK21, |  |
| SCK30, SCK31: | Serial clock input/output |
| SCLA0, SCLA1, SCL00, |  |
| SCL01, SCL10, SCL11, |  |
| SCL20, SCL21, SCL30, |  |
| SCL31: | Serial clock output |
| SDAA0, SDAA1, SDA00, |  |
| SDA01, SDA10, SDA11, |  |
| SDA20, SDA21, SDA30, |  |
| SDA31: | Serial data input/output |
| SI00, SI01, SI10, SI11, |  |
| SI20, SI21, SI30, SI31: | Serial data input |
| SO00, SO01, SO10, |  |
| SO11, SO20, SO21, |  |
| SO30, SO31: | Serial data output |
| TSCAP: | Touch sensor capacitance |
| TI00 to TI07, TI10 to TI17: | Timer input |
| TO00 to TO07, |  |
| TO10 to TO17: | Timer output |
| TOOLO: | Data input/output for tool |
| TOOLRxD, TOOLTxD: | Data input/output for external device |
| TS00 to TS15, TS20 to TS35: | Capacitive sensor |
| TxD0 to TxD3, |  |
| TxDA0, TxDA1: | Transmit data |
| VBAT: | Battery backup power supply |
| VCOUTO, VCOUT1: | Comparator output |
| VDD: | Power supply |
| Vss: | Ground |
| $\mathrm{X} 1, \mathrm{X} 2$ : | Crystal oscillator (main system clock) |
| XT1, XT2: | Crystal oscillator (subsystem clock) |
| TOOLO: | Data input/output for tool |

### 1.5 Block Diagram



Caution 1. 32- to 128-pin products incorporate the remote control signal receiver.
Caution 2. 36- to 128-pin products incorporate the serial interface UARTA.
Caution 3. 40- to 128-pin products incorporate the key return function.

Remark m: Unit number, $n$ : Channel number, p: CSI number, q: UART number, r: Simplified $\mathrm{I}^{2} \mathrm{C}$ number, xx : Port number

### 1.6 Outline of Functions

[30-, 32-, 36-, 40-, 44-, and 48-pin products]
Caution This outline describes the functions at the time when peripheral I/O redirection register (PIOR) is set to 00 H .
(1/3)

| Item |  | 30-pin | 32-pin | 36-pin | 40-pin | 44-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R7F100GAx | R7F100GBx | R7F100GCx | R7F100GEx | R7F100GFx | R7F100GGx |
| Code flash memory |  | 96 to 256 KB | 96 to 256 KB | 96 to 256 KB | 96 to 256 KB | 96 to 768 KB | 96 to 768 KB |
| Data flash memory |  | 8 KB | 8 KB | 8 KB | 8 KB | 8 KB | 8 KB |
| RAM |  | 12 to 24 KB | 12 to 24 KB | 12 to 24 KB | 12 to 24 KB | 12 to 48 KB | 12 to 48 KB |
| Address space |  | 1 MB |  |  |  |  |  |
| CPU/peripheral hardware clock frequency (fCLK) |  | Main system clock HS mode: 1 to 32 MHz (VDD $=1.8$ to 5.5 V ) <br> Main system clock HS mode: 1 to 4 MHzNote 1 (VDD = 1.6 to 5.5 V ) <br> Main system clock LS mode: 1 to 24 MHz (VDD $=1.8$ to 5.5 V ) <br> Main system clock LS mode: 1 to 4 MHz Note 1 (VDD $=1.6$ to 5.5 V ) <br> Main system clock LP mode: 1 to 2 MHz Note 2 (VDD $=1.6$ to 5.5 V ) <br> Subsystem clock: 32.768 kHz (VDD $=1.6$ to 5.5 V ) |  |  |  |  |  |
| Main system clock | High-speed system clock (fmX) | 1 to 20 MHz |  |  |  |  |  |
|  | High-speed on-chip oscillator clock (fiH) | $1 \mathrm{MHz}, 2 \mathrm{MHz}, 3 \mathrm{MHz}, 4 \mathrm{MHz}, 6 \mathrm{MHz}, 8 \mathrm{MHz}, 12 \mathrm{MHz}$, $16 \mathrm{MHz} 24 \mathrm{MHz}, 32 \mathrm{MHz}$ |  |  |  |  |  |
|  | Middle-speed on-chip oscillator clock (fim) | $1 \mathrm{MHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}$ |  |  |  |  |  |
| Subsystem clock | Subsystem clock X (fsx) | $32.768 \mathrm{kHz}(\mathrm{VDD}=2.4$ to 5.5 V$)$ |  |  | $32.768 \mathrm{kHz}(\mathrm{VDD}=1.6$ to 5.5 V$)$ |  |  |
|  | Low-speed on-chip oscillator clock (fil) | 32.768 kHz (typ.) |  |  |  |  |  |
| General-purpose registers |  | 8 bits $\times 32$ registers (8 bits $\times 8$ registers $\times 4$ banks) |  |  |  |  |  |
| Minimum instruction execution time |  | $0.03125 \mu \mathrm{~s}$ (at the 32-MHz operation with the high-speed on-chip oscillator clock (fiH)) |  |  |  |  |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication ( 8 bits $\times 8$ bits, 16 bits $\times 16$ bits), division (16 bits $\div 16$ bits, 32 bits $\div 32$ bits) <br> - Multiplication and accumulation (16 bits $\times 16$ bits +32 bits) <br> - Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc. |  |  |  |  |  |
| I/O port | Total number of pins | 26 | 28 | 32 | 36 | 40 | 44 |
|  | CMOS I/O | 23 <br> (N-ch open drain I/O [VDD withstand voltage]: 10) | 24 <br> ( N -ch open drain I/O [VDD withstand voltage]: 10) | 28 <br> ( N -ch open drain I/O [VDD withstand voltage]: 12) | 30 <br> ( N -ch open drain I/O [VDD withstand voltage]: 12) | 33 <br> (N-ch open drain I/O [VDD withstand voltage]: 12) | 36 <br> (N-ch open drain I/O [VDD withstand voltage]: 13) |
|  | CMOS input | 1 | 1 | 1 | 3 | 3 | 3 |
|  | CMOS output | - | - | - | - | - | 1 |
|  | N -ch open drain I/O (withstand voltage: 6 V ) | 2 | 3 | 3 | 3 | 4 | 4 |
|  | Output current control port | 6 | 7 | 7 | 7 | 8 | 8 |


| Item |  | 30-pin | 32-pin | 36-pin | 40-pin | 44-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R7F100GAx | R7F100GBx | R7F100GCx | R7F100GEx | R7F100GFx | R7F100GGx |
| Timers | 16-bit timer | 8 channels |  |  |  |  |  |
|  | Watchdog timer | 1 channel |  |  |  |  |  |
|  | Realtime clock (RTC) | 1 channel |  |  |  |  |  |
|  | 32-bit interval timer (TML32) | 1 channel in 32-bit mode, 2 channels in 16-bit mode, 4 channels in 8 -bit mode |  |  |  |  |  |
|  | Timer output | 4 channels (PWM outputs: $3^{\text {Note } 3), ~}$ <br> 8 channels (PWM outputs: 7 Note 3)Note 4 |  |  |  | 5 channels <br> (PWM outputs: $4^{\text {Note } 3}$ ), <br> 8 channels <br> (PWM outputs: $7^{\text {Note } 3}$ ) Note 4 |  |
|  | RTC output | 1 channel |  |  |  |  |  |
| Clock output/buzzer output |  | 2 |  |  |  |  |  |
|  |  | - $3.91 \mathrm{kHz}, 7.81 \mathrm{kHz}, 15.63 \mathrm{kHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}, 8 \mathrm{MHz}, 16 \mathrm{MHz}$ (at the $32-\mathrm{MHz}$ operation with the main system clock (fMAIN)) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}, 32.768 \mathrm{kHz}$ (at the $32.768-\mathrm{kHz}$ operation with the low-speed peripheral clock (fsxp)) |  |  |  |  |  |
| 8-/10-/12-bit resolution A/D converter |  | 8 channels | 8 channels | 8 channels | 9 channels | 10 channels | 10 channels |
| D/A converter |  | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels |
| Comparator |  | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels |
| Serial interface |  | [30- and 32-pin products] <br> - SPI (CSI): 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}: 1$ channel/UART: 1 channel <br> - SPI (CSI): 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}$ : 1 channeI/UART: 1 channel <br> - SPI (CSI): 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus): 1 channel [36-, 40-, and 44-pin products] <br> - SPI (CSI): 1 channel/simplified $I^{2} \mathrm{C}$ : 1 channeI/UART: 1 channel <br> - SPI (CSI): 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}$ : 1 channel/UART: 1 channel <br> - SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel [48-pin products] <br> - SPI (CSI): 2 channels/simplified $\mathrm{I}^{2} \mathrm{C}$ : 2 channels/UART: 1 channel <br> - SPI (CSI): 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}: 1$ channel/UART: 1 channel <br> - SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel |  |  |  |  |  |
|  | UARTA | - |  | 1 channel | 1 channel | 2 channels | 2 channels |
|  | ${ }^{2} \mathrm{C}$ bus | 1 channel | 1 channel | 1 channel | 1 channel | 2 channels | 2 channels |
| Remote control signal receiver |  | - | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel |
| Data transfer controller (DTC) |  | 30 sources | 30 sources | 32 sources | 33 sources | 35 sources | 36 sources |
| Logic and event link controller (ELCL) |  | 1 |  |  |  |  |  |
| SNOOZE mode sequencer (SMS) |  | 1 |  |  |  |  |  |
| Capacitive sensing unit |  | 6 | 7 | 11 | 13 | 14 | 16 |
| Vectored interrupt sources | Internal | 31 | 32 | 35 | 35 | 39 | 39 |
|  | External | 6 | 6 | 6 | 7 | 7 | 10 |
| Key interrupt |  | - | - | - | 4 | 4 | 6 |
| Reset |  | - Reset by $\overline{\text { RESET }}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detectors (LVD0 and LVD1) <br> - Internal reset by illegal instruction executionNote 5 <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |  |  |  |  |


| Item | 30-pin | 32-pin | 36-pin | 40-pin | 44-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R7F100GAx | R7F100GBx | R7F100GCx | R7F100GEx | R7F100GFx | R7F100GGx |
| Power-on-reset circuit | Detection voltage <br> -1.50 V (typ.) |  |  |  |  |  |
| Voltage detector | Detection voltage <br> - Rising edge: 1.67 to 4.00 V ( 6 stages) for LVD0 <br> 1.67 to 4.16 V (18 stages) for LVD1 <br> - Falling edge : 1.63 to 3.92 V ( 6 stages) for LVD0 <br> 1.63 to 4.08 V (18 stages) for LVD1 |  |  |  |  |  |
| On-chip debugging | Available (tracing supported) |  |  |  |  |  |
| Power supply voltage | VDD $=1.6$ to 5.5 V (2D: Consumer applications), $\mathrm{V} D \mathrm{DD}=1.8$ to 5.5 V (3C: Industrial applications) |  |  |  |  |  |
| Operating ambient temperature | $\mathrm{TA}=-40$ to $+85^{\circ} \mathrm{C}$ (2D: Consumer applications), $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}$ (3C: Industrial applications) |  |  |  |  |  |

Note 1. Overwrite the flash memory during operation at 2 MHz or a lower frequency.
Note 2. When the flash memory is to be overwritten, switch to high-speed main (HS) mode or low-speed main (LS) mode.
Note 3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). For details, see 7.9.3 Operation for the multiple PWM output function in the RL78/G23 User's Manual.
Note 4. This applies when the setting of the PIORO bit is 1.
Note 5. In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the in-circuit emulator or on-chip debugging emulator.
[52-, 64-, 80-, 100-, and 128-pin products]

## Caution This outline describes the functions at the time when peripheral I/O redirection register (PIOR) is set to 00 H .

(1/3)

| Item |  | 52-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R7F100GJx | R7F100GLx | R7F100GMx | R7F100GPx | R7F100GSx |
| Code flash memory |  | 96 to 768 KB | 96 to 768 KB | 128 to 768 KB | 128 to 768 KB | 256 to 768 KB |
| Data flash memory |  | 8 KB | 8 KB | 8 KB | 8 KB | 8 KB |
| RAM |  | 12 to 48 KB | 12 to 48 KB | 16 to 48 KB | 16 to 48 KB | 24 to 48 KB |
| Address space |  | 1 MB |  |  |  |  |
| CPU/peripheral hardware clock frequency (fCLK) |  | Main system clock HS mode: 1 to 32 MHz (VDD $=1.8$ to 5.5 V ) <br> Main system clock HS mode: 1 to $4 \mathrm{MHz}^{\text {Note }} 1$ (VDD $=1.6$ to 5.5 V ) <br> Main system clock LS mode: 1 to 24 MHz (VDD $=1.8$ to 5.5 V ) <br> Main system clock LS mode: 1 to $4 \mathrm{MHz}^{\text {Note }} 1$ (VDD $=1.6$ to 5.5 V ) <br> Main system clock LP mode: 1 to 2 MHzNote 2 (VDD $=1.6$ to 5.5 V ) <br> Subsystem clock: 32.768 kHz (VDD $=1.6$ to 5.5 V ) |  |  |  |  |
| Main system clock | High-speed system clock (fMX) | 1 to 20 MHz |  |  |  |  |
|  | High-speed on-chip oscillator clock (fiH) | $1 \mathrm{MHz}, 2 \mathrm{MHz}, 3 \mathrm{MHz}, 4 \mathrm{MHz}, 6 \mathrm{MHz}, 8 \mathrm{MHz}, 12 \mathrm{MHz}, 16 \mathrm{MHz} 24 \mathrm{MHz}, 32 \mathrm{MHz}$ |  |  |  |  |
|  | Middle-speed on-chip oscillator clock (fim) | $1 \mathrm{MHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}$ |  |  |  |  |
| Subsystem clock | Subsystem clock X (fsx) | $32.768 \mathrm{kHz}(\mathrm{VdD}=1.6$ to 5.5 V$)$ |  |  |  |  |
|  | Low-speed on-chip oscillator clock (fil) | 32.768 kHz (typ.) |  |  |  |  |
| General-purpose registers |  | 8 bits $\times 32$ registers ( 8 bits $\times 8$ registers $\times 4$ banks) |  |  |  |  |
| Minimum instruction execution time |  | $0.03125 \mu \mathrm{~s}$ (at the 32-MHz operation with the high-speed on-chip oscillator clock (fil)) |  |  |  |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication ( 8 bits $\times 8$ bits, 16 bits $\times 16$ bits), division ( 16 bits $\div 16$ bits, 32 bits $\div 32$ bits) <br> - Multiplication and accumulation (16 bits $\times 16$ bits +32 bits) <br> - Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc. |  |  |  |  |
| I/O port | Total number of pins | 48 | 58 | 74 | 92 | 120 |
|  | CMOS I/O | 40 <br> ( N -ch open drain <br> I/O <br> [VDD withstand voltage]: 15) | 50 <br> (N-ch open drain I/O <br> [EVDD withstand voltage]: <br> 22 Note 6/ <br> 18 Note 7) | 66 <br> ( N -ch open drain I/O <br> [EVDD withstand voltage]: 27) | 84 <br> ( N -ch open drain I/O [EVDD withstand voltage]: 31) | 112 <br> ( N -ch open drain I/O <br> [EVDD withstand voltage]: 33) |
|  | CMOS input | 3 | 3 | 3 | 3 | 3 |
|  | CMOS output | 1 | 1 | 1 | 1 | 1 |
|  | N -ch open drain I/O (withstand voltage: 6 V ) | 4 | 4 | 4 | 4 | 4 |
|  | Output current control port | 8 | 8 | 8 | 8 | 8 |


| Item |  | 52-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R7F100GJx | R7F100GLx | R7F100GMx | R7F100GPx | R7F100GSx |
| Timers | 16-bit timer | 8 channels |  | 12 channels |  | 16 channels |
|  | Watchdog timer | 1 channel |  |  |  |  |
|  | Realtime clock (RTC) | 1 channel |  |  |  |  |
|  | 32-bit interval timer (TML32) | 1 channel in 32-bit mode, 2 channels in 16-bit mode, 4 channels in 8-bit mode |  |  |  |  |
|  | Timer output | 5 channels (PWM outputs: 4Note 3), 8 channels (PWM outputs: 7Note 3)Note 4 | 8 channels (PWMoutputs: 7Note 3) | 12 channels <br> (PWM outputs: $10^{\text {Note }} \mathbf{3}$ ) |  | 16 channels (PWM outputs: 14Note 3) |
|  | RTC output | 1 channel |  |  |  |  |
| Clock output/buzzer output |  | 2 | 2 | 2 | 2 | 2 |
|  |  | - $3.91 \mathrm{kHz}, 7.81 \mathrm{kHz}, 15.63 \mathrm{kHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}, 8 \mathrm{MHz}, 16 \mathrm{MHz}$ (at the 32-MHz operation with the main system clock (fmain)) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}, 32.768 \mathrm{kHz}$ (at the $32.768-\mathrm{kHz}$ operation with the low-speed peripheral clock (fsXP)) |  |  |  |  |
| 8-/10-/12-bit resolution A/D converter |  | 12 channels | 12 channels | 17 channels | 20 channels | 26 channels |
| D/A converter |  | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels |
| Comparator |  | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels |
| Serial interface |  | [52-pin products] <br> -SPI (CSI): 2 channels/simplified $\mathrm{I}^{2} \mathrm{C}$ : 2 channels/UART: 1 channel <br> -SPI (CSI): 1 channel/simplified $I^{2} \mathrm{C}$ : 1 channel/UART: 1 channel <br> - SPI (CSI): 2 channels/simplified $\mathrm{I}^{2} \mathrm{C}$ : 2 channels/UART (UART supporting LIN-bus): 1 channel [64-pin products] <br> - SPI (CSI): 2 channels/simplified I22C: 2 channels/UART: 1 channel <br> - SPI (CSI): 2 channels/simplified ${ }^{2} \mathrm{C}$ : 2 channels/UART: 1 channel <br> - SPI (CSI): 2 channels/simplified I ${ }^{2} \mathrm{C}$ : 2 channels/UART (UART supporting LIN-bus): 1 channel [ $80-$, $100-$, and 128 -pin products] <br> - SPI (CSI): 2 channels/simplified $I^{2} \mathrm{C}$ : 2 channels/UART: 1 channel <br> -SPI (CSI): 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel <br> - SPI (CSI): 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART (UART supporting LIN-bus): 1 channel <br> - SPI (CSI): 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel |  |  |  |  |
|  | UARTA | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels |
|  | ${ }^{12} \mathrm{C}$ bus | 2 channels | 2 channels | 2 channels | 2 channels | 2 channels |
| Remote control signal receiver |  | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel |
| Data transfer controller (DTC) |  | 36 sources | 37 sources | 39 sources |  |  |
| Logic and event link controller (ELCL) |  | 1 |  |  |  |  |
| SNOOZE mode sequencer (SMS) |  | 1 |  |  |  |  |
| Capacitive sensing unit |  | 20 | 22 | 30 | 32 | 32 |

(3/3)

| Item |  | 52-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R7F100GJx | R7F100GLx | R7F100GMx | R7F100GPx | R7F100GSx |
| Vectored interrupt sources | Internal | 39 | 39 | 44 | 44 | 48 |
|  | External | 12 | 13 | 13 | 13 | 13 |
| Key interrupt |  | 8 | 8 | 8 | 8 | 8 |
| Reset |  | - Reset by $\overline{\text { RESET }}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detectors (LVD0 and LVD1) <br> - Internal reset by illegal instruction executionNote 5 <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |  |  |  |
| Power-on-reset circuit |  | Detection voltage- 1.50 V (typ.) |  |  |  |  |
| Voltage detector |  | Detection voltage <br> - Rising edge: 1.67 to 4.00 V ( 6 stages) for LVD0 1.67 to 4.16 V (18 stages) for LVD1 <br> - Falling edge: 1.63 to 3.92 V ( 6 stages) for LVD0 <br> 1.63 to 4.08 V (18 stages) for LVD1 |  |  |  |  |
| On-chip debugging |  | Available (tracing supported) |  |  |  |  |
| Power supply voltage |  | VDD $=1.6$ to 5.5 V (2D: Consumer applications), VDD $=1.8$ to 5.5 V (3C: Industrial applications) |  |  |  |  |
| Operating ambient temperature |  | $\mathrm{TA}=-40$ to $+85^{\circ} \mathrm{C}\left(2 \mathrm{D}:\right.$ Consumer applications), $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}(3 \mathrm{C}$ : Industrial applications) |  |  |  |  |

Note 1. Overwrite the flash memory during operation at 2 MHz or a lower frequency.
Note 2. When the flash memory is to be overwritten, switch to high-speed main (HS) mode or low-speed main (LS) mode.
Note 3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). For details, see 7.9.3 Operation for the multiple PWM output function in the RL78/G23 User's Manual.

Note 4. This applies when the setting of the PIORO bit is 1 .
Note 5. In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the in-circuit emulator or on-chip debugging emulator.

Note 6 . This only applies to the products with 96 - and 128 -Kbyte flash memory.
Note 7. This only applies to the products with 192- to 768 -Kbyte flash memory.

## 2. ELECTRICAL CHARACTERISTICS TA $=-40$ to $+105^{\circ} \mathrm{C}$

### 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings

| Item | Symbols | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd |  | -0.5 to +6.5 | V |
|  | EVdDo, EVdD1 | EVDD0 = EVdD1 | -0.5 to +6.5 | V |
|  | EVsso, EVss1 | EVsso = EVss1 | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC | $\begin{gathered} -0.3 \text { to }+2.1 \\ \text { and }-0.3 \text { to VDD }+0.3 \text { Note } 1 \end{gathered}$ | V |
| Input voltage | V11 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | $\begin{gathered} -0.3 \text { to EVDDO }+0.3 \\ \text { and }-0.3 \text { to VDD }+0.3 \text { Note } 2 \end{gathered}$ | V |
|  | V 12 | P60 to P63 (N-ch open-drain) | -0.3 to +6.5 | V |
|  | V13 | P20 to P27, P121 to P124, P137, $\qquad$ P150 to P156, EXCLK, EXCLKS, RESET | -0.3 to VDD +0.3 Note 2 | V |
| Output voltage | Vo1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\begin{gathered} -0.3 \text { to EVDDO }+0.3 \\ \text { and }-0.3 \text { to VDD }+0.3 \text { Note } 2 \end{gathered}$ | V |
|  | Vo2 | P20 to P27, P150 to P156 | -0.3 to VDD +0.3 Note 2 | V |
| Analog input voltage | VAI1 | ANI16 to ANI26 | -0.3 to EVDDo +0.3 and -0.3 to AVrefp +0.3 Notes 2, 3 | V |
|  | VAI2 | ANI0 to ANI14 | $\begin{aligned} & -0.3 \text { to VDD }+0.3 \\ & \text { and }-0.3 \text { to AVREFP }+0.3 \\ & \text { Notes } 2,3 \end{aligned}$ | V |

Note 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). The listed value is the absolute maximum rating of the REGC pin. Only use the capacitor connection. Do not apply a specific voltage to this pin.
Note 2. This voltage must be no higher than 6.5 V .
Note 3. The voltage on a pin in use for A/D conversion must not exceed AVREFP + 0.3.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.
Remark 2. AVREFP refers to the positive reference voltage of the $A / D$ converter.
Remark 3. The reference voltage is Vss.

Absolute Maximum Ratings
(2/2)

| Item | Symbols | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-level output current | IOH 1 | Per pin | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | -40 | mA |
|  |  | Total of all pins -170 mA | $\begin{aligned} & \text { P00 to P04, P07, P32 to P37, P40 to P47, } \\ & \text { P102 to P106, P120, P125 to P127, P130, } \\ & \text { P140 to P145 } \end{aligned}$ | -70 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 | -100 | mA |
|  | IOH 2 | Per pin | P20 to P27, P121 to P124, P150 to P156 | -0.5 | mA |
|  |  | Total of all pins |  | -2 | mA |
| Low-level output current | IOL1 | Per pin | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $40^{\text {Note }}$ | mA |
|  |  | Total of all pins 170 mA | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | 70 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, <br> P90 to P97, P100, P101, P110 to P117, P146, P147 | 100 | mA |
|  | IOL2 | Per pin | P20 to P27, P121 to P124, P150 to P156 | 1 | mA |
|  |  | Total of all pins |  | 5 | mA |
| Ambient operating temperature | TA | In normal operation mode |  | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | Tstg |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note $\quad$ The rating for the following port pins is 80 mA when IOL1 $=40.0 \mathrm{~mA}$ is specified by the 40 -mA port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P110 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17, P51, and P70 of the 30 - to 52 -pin package products

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

### 2.2 Characteristics of the Oscillators

### 2.2.1 Characteristics of the X 1 and XT 1 oscillators

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=0 \mathrm{~V}\right)$

| Item | Resonator | Conditions | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| X1 clock oscillation allowable input <br> cycle time Note | Ceramic resonator/ <br> crystal resonator |  | 0.05 |  | 1 |
| XT1 clock oscillation frequency <br> $(\text { fxT })^{\text {Note }}$ | Crystal resonator |  | $\mu \mathrm{m}$ |  |  |

Note The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after release from the reset state, the user should use the oscillation stabilization time counter status register (OSTC) to check the X1 clock oscillation stabilization time. Specify the values for the oscillation stabilization time in the OSTC register and the oscillation stabilization time select register (OSTS) after having sufficiently evaluated the oscillation stabilization time with the resonator to be used.

### 2.2.2 Characteristics of the On-chip Oscillators

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-speed on-chip oscillator clock frequency | fIH |  |  |  | 1 |  | 32 | MHz |
| High-speed on-chip oscillator clock frequency accuracy Note 1 |  | HIPREC = 1 | +85 to $+105^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -2.0 |  | +2.0 | \% |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -6.0 |  | +6.0 | \% |
|  |  |  | -20 to $+85^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -1.0 |  | +1.0 | \% |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -5.0 |  | +5.0 | \% |
|  |  |  | -40 to $-20^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -1.5 |  | +1.5 | \% |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -5.5 |  | +5.5 | \% |
|  |  | HIPREC $=0$ Note 4 |  |  | -15 |  | 0 | \% |
| High-speed on-chip oscillator clock correction resolution |  |  |  |  |  | 0.05 |  | \% |
| Middle-speed on-chip oscillator clock frequency Note 2 | fim |  |  |  | 1 |  | 4 | MHz |
| Middle-speed on-chip oscillator clock frequency accuracyNote 1 |  |  |  |  | -12 |  | +12 | \% |
| Middle-speed on-chip oscillator clock correction resolution |  |  |  |  |  | 0.15 |  | \% |
| Middle-speed on-chip oscillator frequency temperature coefficient |  |  |  |  |  |  | $\begin{aligned} & \pm 0.17 \\ & \text { Note } 3 \end{aligned}$ | \%/ ${ }^{\circ} \mathrm{C}$ |
| Low-speed on-chip oscillator clock frequencyNote 2 | fil |  |  |  |  | 32.768 |  | kHz |
| Low-speed on-chip oscillator clock frequency accuracyNote 1 |  |  |  |  | -15 |  | +15 | \% |
| Low-speed on-chip oscillator clock correction resolution |  |  |  |  |  | 0.3 |  | \% |
| Low-speed on-chip oscillator frequency temperature coefficient |  |  |  |  |  |  | $\begin{aligned} & \pm 0.21 \\ & \text { Note } 3 \end{aligned}$ | \%/ ${ }^{\circ} \mathrm{C}$ |

Note 1. The accuracy values were obtained in testing of this product.
Note 2. The listed values only indicate the characteristics of the oscillators. Refer to AC Characteristics for instruction execution time.
Note 3. Guaranteed by characterization results.
Note 4. The listed condition applies when the setting of the FRQSEL3 bit is 1.

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss = EVss0 $\left.=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$
(1/7)

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable high-level output current Note 1 | IOH 1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{aligned} & -10.0 \\ & \text { Note } 2 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \text { Total of P00 to P04, P07, } \\ & \text { P32 to P37, P40 to P47, } \\ & \text { P102 to P106, P120, } \\ & \text { P125 to P127, P130, } \\ & \text { P140 to P145 } \\ & \text { (when duty } \leq 70 \% \text { Note 3) } \end{aligned}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{aligned} & -55.0 \\ & \text { Note } 4 \end{aligned}$ | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} 04.0 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq$ EVDDO $<2.7 \mathrm{~V}$ |  |  | -5.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}$ do $<1.8 \mathrm{~V}$ |  |  | -2.5 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (when duty $\leq 70 \%$ Note 3 ) | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{aligned} & -80.0 \\ & \text { Note } 5 \end{aligned}$ | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} 04.0 \mathrm{~V}$ |  |  | -19.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq$ EVDD0 $<2.7 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}$ DD0 < 1.8 V |  |  | -5.0 | mA |
|  |  | Total of all pins (when duty $\leq 70 \%$ Note 3 ) | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{gathered} -135.0 \\ \text { Note } 6 \end{gathered}$ | mA |
|  | IOH 2 | Per pin for P20 to P27, P121, P122, P150 to P156 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{aligned} & -3.0 \\ & \text { Note } 2 \end{aligned}$ | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | $\begin{aligned} & -1.0 \\ & \text { Note } 2 \end{aligned}$ | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | $\begin{aligned} & -1.0 \\ & \text { Note } 2 \end{aligned}$ | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$ |  |  | $\begin{gathered} -0.5 \\ \text { Note } 2 \end{gathered}$ | mA |
|  |  | Total of all pins (when duty $\leq 70 \%$ Note 3 ) | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | -20.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | -5.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$ |  |  | -5.0 | mA |

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from the EVDDO, EVDD1, or VDD pin to an output pin.
Note 2. The combination of these and other pins must also not exceed the value for maximum total current.
Note 3. The listed currents apply when the duty cycle is no greater than $70 \%$.
Use the following formula to calculate the output current when the duty cycle is greater than $70 \%$, where n is the duty cycle.

- Total output current from the listed pins $=(\mathrm{IOH} \times 0.7) /(\mathrm{n} \times 0.01)$

Example when $\mathrm{n}=80 \%$ and $\mathrm{IOH}=-10.0 \mathrm{~mA}$
Total output current from the listed pins $=(-10.0 \times 0.7) /(80 \times 0.01) \cong-8.7 \mathrm{~mA}$
Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.
Note 4. The maximum value is -30 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of $85^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.

Note 5. The maximum value is -50 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of $85^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.
Note 6. The maximum values are respectively -100 mA and -60 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ and of $85^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.

Caution The following pins are not capable of the output of high-level signals in the $\mathbf{N}$-ch open-drain mode. P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

$$
\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)
$$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable low-level output currentNote 1 | IOL1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 |  |  |  | $\begin{gathered} 20.0 \\ \text { Notes 2, } 3 \end{gathered}$ | mA |
|  |  | Per pin for P60 to P63 |  |  |  | $\begin{gathered} 15.0 \\ \text { Note } 2 \end{gathered}$ | mA |
|  |  | Total of P00 to P04, P07, P32 to P37, P40 to P47, | $4.0 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  |  | $70.0$ <br> Note 5 | mA |
|  |  | P125 to P127, P130, | $2.7 \mathrm{~V} \leq$ EVDDo $<4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  | P140 to P145 | $1.8 \mathrm{~V} \leq$ EVDDo $<2.7 \mathrm{~V}$ |  |  | 9.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq$ EVDDo $<1.8 \mathrm{~V}$ |  |  | 4.5 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, | $4.0 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  |  | $\begin{gathered} 80.0 \\ \text { Note } 5 \end{gathered}$ | mA |
|  |  | P90 to P97, P100, P101, | $2.7 \mathrm{~V} \leq$ EVDDo $<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  | P110 to P117, P146, P147 | $1.8 \mathrm{~V} \leq$ EVDDo $<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq$ EVDDo $<1.8 \mathrm{~V}$ |  |  | 10.0 | mA |
|  |  | Total of all pins (when duty $\leq 70 \%$ Note 4 ) |  |  |  | $\begin{aligned} & 150.0 \\ & \text { Note } 6 \end{aligned}$ | mA |
|  | IOL2 | Per pin for P20 to P27, P121, | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 8.5Note 2 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | 1.5Note 2 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 0.6Note 2 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$ |  |  | 0.4Note 2 | mA |
|  |  | Total of all pins | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 20 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | 20 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 15 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$ |  |  | 10 | mA |

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from an output pin to the EVss0, EVss1, or Vss pin.
Note 2. The combination of these and other pins must also not exceed the value for maximum total current.
Note 3. The maximum rating for the following port pins is 40 mA when IOL1 $=40.0 \mathrm{~mA}$ is specified by the $40-\mathrm{mA}$ port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P101 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17, P51, and P70 of the 30- to 52-pin package products

Note 4. The listed currents apply when the duty cycle is no greater than $70 \%$.
Use the following formula to calculate the output current when the duty cycle is greater than $70 \%$, where n is the duty cycle.

- Total output current from the listed pins $=(\operatorname{loL} \times 0.7) /(n \times 0.01)$

Example when $\mathrm{n}=80 \%$ and $\mathrm{IOL}=10.0 \mathrm{~mA}$
Total output current from the listed pins $=(10.0 \times 0.7) /(80 \times 0.01) \cong 8.7 \mathrm{~mA}$
Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.
Note 5. The maximum value is 40 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of $85^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.

Note 6. The maximum value is 80 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of $85^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | VIH1 | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P64 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P140 to P147 | Normal input buffer | 0.8 EVDDo |  | EVdDo | V |
|  | VIH2 | $\begin{aligned} & \text { P01, P03, P04, P10, P11, } \\ & \text { P13 to P17, P43, P44, } \\ & \text { P53 to P55, P80, P81, P142, } \\ & \text { P143 } \end{aligned}$ | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 2.2 |  | EVdDo | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq$ EVDDo $<4.0 \mathrm{~V}$ | 2.0 |  | EVddo | V |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq$ EVDDO $<3.3 \mathrm{~V}$ | 1.5 |  | EVddo | V |
|  | VIH3 | P20 to P27, P150 to P156 |  | 0.7 VDD |  | VDD | V |
|  | VIH4 | P60 to P63 |  | 0.7 EVdDo |  | 6.0 | V |
|  | VIH5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0.8 VDD |  | VDD | V |
| Input voltage, low | VIL1 | $\begin{aligned} & \text { P00 to P07, P10 to P17, } \\ & \text { P30 to P37, P40 to P47, } \\ & \text { P50 to P57, P64 to P67, } \\ & \text { P70 to P77, P80 to P87, } \\ & \text { P90 to P97, P100 to P106, } \\ & \text { P110 to P117, P120, } \\ & \text { P125 to P127, P140 to P147 } \end{aligned}$ | Normal input buffer | 0 |  | 0.2 EVDDo | V |
|  | VIL2 | P01, P03, P04, P10, P11, P13 to P17, P43, P44, | TTL input buffer $4.0 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  | P53 to P55, P80, P81, P142, <br> P143 | TTL input buffer $3.3 \mathrm{~V} \leq$ EVDDO $<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer 1.6 V $\leq$ EVDDo $<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P20 to P27, P150 to P156 |  | 0 |  | 0.3 VDD | V |
|  | VIL4 | P60 to P63 |  | 0 |  | 0.3 EVdDo | V |
|  | VIL5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0 |  | 0.2 VDd | V |

Caution The maximum value of ViH of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EVdDo, even in the $N$-ch open-drain mode.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

$$
\begin{equation*}
\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right) \tag{4/7}
\end{equation*}
$$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, high | Voh1 | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P64 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P130, <br> P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{IOH} 1=-10.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \hline \text { EVDDo } \\ -1.5 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{IOH} 1=-3.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDO } \\ -0.7 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \text { loH1 }=-2.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDo } \\ -0.6 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \text { loH1 }=-1.5 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { EVDDo } \\ & -0.5 \end{aligned}$ |  |  | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EVDDO}<5.5 \mathrm{~V}, \\ & \mathrm{IOH} 1=-1.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \hline \text { EVDDo } \\ & -0.5 \end{aligned}$ |  |  | V |
|  | VoH2 | $\begin{aligned} & \text { P20 to P27, P121, P122, } \\ & \text { P150 to P156 } \end{aligned}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{IO} 2=-3.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { VDD } \\ -0.7 \end{gathered}$ |  |  | v |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}, \\ & \mathrm{IO} \mathrm{H} 2=-1.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \hline \text { VDD } \\ -0.5 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}, \\ & \mathrm{loH} 2=-1.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \hline \text { VDD } \\ -0.5 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}, \\ & \mathrm{IOH} 2=-0.5 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \hline \text { VDD } \\ -0.5 \end{gathered}$ |  |  | V |

Caution
P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high-level signals in the N -ch open-drain mode.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

$$
\begin{equation*}
\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right) \tag{5/7}
\end{equation*}
$$

| Item | Symbol | Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, low | Vol1 | $\begin{array}{\|l} \text { P00 to P07, P10 to P17, } \\ \text { P30 to P37, P40 to P47, } \\ \text { P50 to P57, P64 to P67, } \\ \text { P70 to P77, P80 to P87, } \\ \text { P90 to P97, P100 to P106, } \\ \text { P110 to P117, P120, } \\ \text { P125 to P127, P130, } \\ \text { P140 to P147 } \end{array}$ | $4.0 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | $\mathrm{IOL1}=20.0 \mathrm{~mA}$ |  |  | 1.3 | V |
|  |  |  |  | IOL1 $=40.0$ mANote |  |  | 1.3 | V |
|  |  |  | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | $\mathrm{IOL1}=8.5 \mathrm{~mA}$ |  |  | 0.7 | V |
|  |  |  |  | IOL1 $=17.0$ mA ${ }^{\text {Note }}$ |  |  | 0.7 | V |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDDD} \leq 5.5 \mathrm{~V}$ | $\mathrm{IOL1}=3.0 \mathrm{~mA}$ |  |  | 0.6 | V |
|  |  |  |  | $\mathrm{IOL1}=6.0 \mathrm{~mA}$ Note |  |  | 0.6 | V |
|  |  |  | $2.7 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ | $\mathrm{IOL} 1=1.5 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  |  | $\mathrm{IOL1}=3.0 \mathrm{mANote}$ |  |  | 0.4 | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | $\mathrm{IOL1}=0.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  |  | $\mathrm{IOL} 1=1.2 \mathrm{~mA}$ Note |  |  | 0.4 | V |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | $\mathrm{IOL1}=0.3 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  |  | $\mathrm{IOL1}=0.6 \mathrm{mANote}$ |  |  | 0.4 | V |
|  | VoL2 | P20 to P27, P121, P122, P150 to P156 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, IOL2 $=8.5 \mathrm{~mA}$ |  |  |  | 0.7 | V |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$, IOL2 $=1.5 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$, $\mathrm{IOL2} 2=0.6 \mathrm{~mA}$ |  |  |  | 0.4 | V |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$, IOL2 $=0.4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
|  | Vol3 | P60 to P63 | $4.0 \mathrm{~V} \leq \mathrm{EVDDD} 0 \leq 5.5 \mathrm{~V}$, IOL3 $=15.0 \mathrm{~mA}$ |  |  |  | 2.0 | V |
|  |  |  | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \mathrm{IOL} 3=5.0 \mathrm{~mA}$ |  |  |  | 0.4 | V |
|  |  |  | $2.7 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$, $\mathrm{IOL} 3=3.0 \mathrm{~mA}$ |  |  |  | 0.4 | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$, $\mathrm{IOL} 3=2.0 \mathrm{~mA}$ |  |  |  | 0.4 | V |
|  |  |  | $1.6 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$, IOL3 $=1.0 \mathrm{~mA}$ |  |  |  | 0.4 | V |

Note This setting applies to the following port pins.

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P101 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17, P51, and P70 of the 30 - to 52 -pin package products

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

$$
\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)
$$

| Item | Symbol | Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output currentNote | CCDIol | $\begin{aligned} & \text { P16, P17, P50, P51 } \\ & \text { P60 to P63 } \end{aligned}$ | CCSm $=01 \mathrm{H}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ | 1.0 | 1.8 | 2.6 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDD} 0<4.0 \mathrm{~V}$ | 0.8 | 1.5 | 2.3 | mA |
|  |  |  | $\mathrm{CCSm}=02 \mathrm{H}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ | 3.0 | 4.9 | 6.5 | mA |
|  |  |  |  | $3.0 \mathrm{~V} \leq \mathrm{EVDD} 0<4.0 \mathrm{~V}$ | 2.7 | 4.3 | 5.9 | mA |
|  |  |  | CCSm $=03 \mathrm{H}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ | 6.6 | 10.0 | 13.2 | mA |
|  |  |  |  | 3.3 V < EVDD0 $<4.0 \mathrm{~V}$ | 6.0 | 9.1 | 12.1 | mA |
|  |  | P60 to P63 | CCSm $=04 \mathrm{H}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 10.2 | 15.0 | 19.8 | mA |
|  |  |  |  | $3.3 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}$ | 9.4 | 13.8 | 18.2 | mA |

Note The listed currents apply when the output current control function is enabled.

$$
\begin{equation*}
\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right) \tag{7/7}
\end{equation*}
$$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | $V_{I}=$ EVDDo |  |  | 0.5 | $\mu \mathrm{A}$ |
|  | ILIH2 | $\frac{\mathrm{P} 20 \text { to } \mathrm{P} 27, \mathrm{P} 137, \mathrm{P} 150 \text { to P156, }}{\text { RESET }}$ | $V \mathrm{~V}=\mathrm{VDD}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
|  | ILIH3 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, EXCLKS) } \end{aligned}$ | $V_{I}=V_{D D}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | $\mathrm{VI}=\mathrm{EVSs} 0$ |  |  | 0.5 | $\mu \mathrm{A}$ |
|  | ILIL2 | $\frac{\mathrm{P} 20 \text { to } \mathrm{P} 27, \mathrm{P} 137, \mathrm{P} 150 \text { to } \mathrm{P} 156 \text {, }}{\text { RESET }}$ | $\mathrm{VI}=\mathrm{Vss}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
|  | ILIL3 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, EXCLKS) } \end{aligned}$ | $\mathrm{VI}=\mathrm{Vss}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| On-chip pll-up resistance | Ru | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120 to P122, P125 to P127, P140 to P147 | V I = EVsso, In input port | 10 | 20 | 100 | $\mathrm{k} \Omega$ |

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

### 2.3.2 Supply current characteristics

(1) 30- to 64 -pin package products with 96 - to 128 -Kbyte flash ROM
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EVsso}=0 \mathrm{~V}$ )

| Item | Symbol | Conditions |  |  |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD1 | Operating mode | HS <br> (high-speed main) mode | $\mathrm{fIH}=32 \mathrm{MHz}$ Note 2 | Basic operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 1.4 | - | mA |
|  |  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 1.4 | - |  |
|  |  |  |  |  | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 3.1 | 5.1 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 3.1 | 5.1 |  |
|  |  |  | LS <br> (low-speed main) mode | $\mathrm{fIH}=24 \mathrm{MHz}$ Note 2 | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 2.3 | 3.9 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 2.3 | 3.9 |  |
|  |  |  |  | $\mathrm{fIH}=16 \mathrm{MHz}$ Note 2 | Normal operation | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  | 1.7 | 2.8 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 1.7 | 2.8 |  |
|  |  |  |  | fim $=4 \mathrm{MHz}^{\text {Note }} 3$ | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.4 | 0.7 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.6 \mathrm{~V}$ |  | 0.4 | 0.7 |  |
|  |  |  | LP <br> (low-power main) mode | $\mathrm{fIM}=2 \mathrm{MHz}$ Note 3 | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 206 | 332 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | $\mathrm{VDD}=1.6 \mathrm{~V}$ |  | 205 | 331 |  |
|  |  |  |  | $\mathrm{flM}=1 \mathrm{MHzNote} 3$ | Normal operation | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  | 115 | 181 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.6 \mathrm{~V}$ |  | 114 | 180 |  |
|  |  |  | HS <br> (high-speed main) mode | $\mathrm{fmx}=20 \mathrm{MHz} \text { Note } 4,$ <br> Square wave input | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 1.9 | 3.2 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 1.9 | 3.2 |  |
|  |  |  | LS <br> (low-speed main) mode | $\mathrm{fmX}=20 \mathrm{MHz}$ Note 4 , Square wave input | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 1.8 | 3.0 | mA |
|  |  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 1.8 | 3.0 |  |
|  |  |  |  | $\mathrm{fmX}=20 \mathrm{MHzNote} 4$, Resonator connection | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 2.0 | 3.3 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 2.0 | 3.2 |  |
|  |  |  |  | $\mathrm{fmX}=10 \mathrm{MHz}$ Note 4 , Square wave input | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.9 | 1.6 | mA |
|  |  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.9 | 1.6 |  |
|  |  |  |  | $\mathrm{fmX}=10 \mathrm{MHz}$ Note 4 , <br> Resonator connection | Normal operation | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  | 1.0 | 1.7 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 1.0 | 1.7 |  |
|  |  |  |  | $\mathrm{fmX}=8 \mathrm{MHz}$ Note 4 , Square wave input | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.8 | 1.3 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 0.8 | 1.3 |  |
|  |  |  |  | $\mathrm{fmX}=8 \mathrm{MHz}$ Note 4 , <br> Resonator connection | Normal operation | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.9 | 1.4 | mA |
|  |  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 0.9 | 1.4 |  |

Note 1. The listed currents are the total currents flowing into VDD and EVDDO, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDDo or Vss, EVsso. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pulldown resistors, and those flowing while the data flash memory is being rewritten.
Note 2. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped.
Note 4. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Remark 1. fiH: High-speed on-chip oscillator clock frequency
Remark 2. fim: Middle-speed on-chip oscillator clock frequency
Remark 3. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 4. The typical value for the ambient operating temperature (TA) is $25^{\circ} \mathrm{C}$ unless otherwise specified.
(1) 30- to 64-pin package products with 96 - to 128 -Kbyte flash ROM
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVsso}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  |  |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD1 | Operating mode | Subsystem clock operation mode | fSuB $=32.768 \mathrm{kHz}$ Note 2, Low-speed on-chip oscillator operation | Normal operation | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 3.7 | 6.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 4.1 | 6.8 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+50^{\circ} \mathrm{C}$ |  | 4.4 | 9.7 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | 5.1 | 15.0 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+85^{\circ} \mathrm{C}$ |  | 6.0 | 23.4 |  |
|  |  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 8.7 | 42.5 |  |
|  |  |  |  | fSUB $=32.768 \mathrm{kHz}$ Note 3 , | Normal | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 3.3 | 5.6 | $\mu \mathrm{A}$ |
|  |  |  |  | S | , | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 3.5 | 5.7 |  |
|  |  |  |  |  |  | TA $=+50^{\circ} \mathrm{C}$ |  | 3.7 | 8.4 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | 4.3 | 13.5 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+85^{\circ} \mathrm{C}$ |  | 5.2 | 21.3 |  |
|  |  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 7.6 | 38.7 |  |
|  |  |  |  | fSUB $=32.768 \mathrm{kHz}$ Note 3 , | Normal | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 3.3 | 5.2 | $\mu \mathrm{A}$ |
|  |  |  |  | Resonator connection | operation | TA $=+25^{\circ} \mathrm{C}$ |  | 3.6 | 5.5 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+50^{\circ} \mathrm{C}$ |  | 3.8 | 7.9 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | 4.4 | 13.5 |  |
|  |  |  |  |  |  | $\mathrm{TA}=+85^{\circ} \mathrm{C}$ |  | 5.3 | 21.1 |  |
|  |  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 7.9 | 38.9 |  |

Note 1. The listed currents are the total currents flowing into VDD and EVDDO, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pulldown resistors, and those flowing while the data flash memory is being rewritten.
Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. They do not include the current flowing into the RTC, 32-bit interval timer, and watchdog timer.
Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, middle-speed on-chip oscillator, and low-speed on-chip oscillator are stopped, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHSO $=1,1$ ). They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.

Remark 1. fiL: Low-speed on-chip oscillator clock frequency
Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
(1) 30- to 64-pin package products with 96 - to 128-Kbyte flash ROM
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EVsso}=0 \mathrm{~V}$ )

| Item | Symbol | Conditions |  |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply currentNote 1 | IDD2 <br> Note 2 | HALT mode | HS <br> (high-speed main) mode | $\mathrm{fIH}=32 \mathrm{MHz}$ Note 3 | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  | 0.58 | 1.98 | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 0.58 | 1.98 |  |
|  |  |  | LS <br> (low-speed main) mode | $\mathrm{fIH}=24 \mathrm{MHz}$ Note 3 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.48 | 1.54 | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 0.48 | 1.54 |  |
|  |  |  |  | $\mathrm{fIH}=16 \mathrm{MHz}$ Note 3 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.48 | 1.23 | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 0.48 | 1.23 |  |
|  |  |  |  | fim $=4 \mathrm{MHz}^{\text {Note }} 4$ | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.09 | 0.27 | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.6 \mathrm{~V}$ |  | 0.09 | 0.27 |  |
|  |  |  | LP (low-power main) mode | $\mathrm{fIM}=2 \mathrm{MHz}$ Note 4 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 34 | 121 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{VDD}=1.6 \mathrm{~V}$ |  | 34 | 121 |  |
|  |  |  |  | $\mathrm{flm}=1 \mathrm{MHz}$ Note 4 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 29 | 75 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{VDD}=1.6 \mathrm{~V}$ |  | 29 | 75 |  |
|  |  |  | HS <br> (high-speed main) mode | $\mathrm{fmX}=20 \mathrm{MHz}$ Note 5 , Square wave input | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.23 | 1.07 | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=1.8 \mathrm{~V}$ |  | 0.20 | 1.04 |  |
|  |  |  | LS <br> (low-speed main) mode | $\mathrm{fmX}=20 \mathrm{MHz}$ Note 5, Square wave input | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.23 | 1.07 | mA |
|  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.20 | 1.04 |  |
|  |  |  |  | $\mathrm{fmX}=20 \mathrm{MHz}$ Note 5 , Resonator connection | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.41 | 1.29 | mA |
|  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.41 | 1.29 |  |
|  |  |  |  | $\mathrm{fmX}=10 \mathrm{MHz}$ Note 5 , Square wave input | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.14 | 0.57 | mA |
|  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.12 | 0.55 |  |
|  |  |  |  | $\mathrm{fmX}=10 \mathrm{MHz}$ Note 5 , <br> Resonator connection | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.24 | 0.69 | mA |
|  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.24 | 0.69 |  |
|  |  |  |  | $\mathrm{fmX}=8 \mathrm{MHz}$ Note 5 , Square wave input | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.12 | 0.47 | mA |
|  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.10 | 0.45 |  |
|  |  |  |  | $\mathrm{fmX}=8 \mathrm{MHz}$ Note 5 , Resonator connection | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.21 | 0.58 | mA |
|  |  |  |  |  | $\mathrm{VDD}=1.8 \mathrm{~V}$ |  | 0.21 | 0.58 |  |

Note 1. The listed currents are the total currents flowing into VDD and EVDDO, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDDo or Vss, EVsso. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pulldown resistors, and those flowing while the data flash memory is being rewritten.
Note 2. The listed currents apply when the HALT instruction has been fetched from the flash memory for execution.
Note 3. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
Note 4. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped

Note 5. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Remark 1. fiH: High-speed on-chip oscillator clock frequency
Remark 2. fim: Middle-speed on-chip oscillator clock frequency
Remark 3. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 4. The typical value for the ambient operating temperature (TA) is $25^{\circ} \mathrm{C}$ unless otherwise specified.
(1) 30- to 64-pin package products with 96 - to 128 -Kbyte flash ROM
(TA $=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{VSS}=\mathrm{EVSs} 0=0 \mathrm{~V}$ )
(4/4)

| Item | Symbol | Conditions |  |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD2 <br> Note 2 | HALT mode | Subsystem clock operation mode | fsub $=32.768 \mathrm{kHz}$ Note 3 , Low-speed on-chip oscillator operation | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 0.85 | 2.94 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 1.08 | 3.25 |  |
|  |  |  |  |  | $\mathrm{TA}^{\prime}=+50^{\circ} \mathrm{C}$ |  | 1.30 | 5.95 |  |
|  |  |  |  |  | TA $=+70^{\circ} \mathrm{C}$ |  | 1.72 | 11.05 |  |
|  |  |  |  |  | TA $=+85^{\circ} \mathrm{C}$ |  | 2.40 | 19.17 |  |
|  |  |  |  |  | $\mathrm{TA}=+105^{\circ} \mathrm{C}$ |  | 4.32 | 37.31 |  |
|  |  |  |  | $\mathrm{fSuB}=32.768 \mathrm{kHz}$, | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 0.22 | 2.01 | $\mu \mathrm{A}$ |
|  |  |  |  | wa | TA $=+25^{\circ} \mathrm{C}$ |  | 0.29 | 1.90 |  |
|  |  |  |  |  | TA $=+50^{\circ} \mathrm{C}$ |  | 0.44 | 4.46 |  |
|  |  |  |  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | 0.80 | 9.36 |  |
|  |  |  |  |  | TA $=+85^{\circ} \mathrm{C}$ |  | 1.44 | 17.53 |  |
|  |  |  |  |  | $\mathrm{TA}=+105^{\circ} \mathrm{C}$ |  | 3.24 | 35.11 |  |
|  |  |  |  | $\mathrm{fSuB}=32.768 \mathrm{kHz}$, | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 0.23 | 2.06 | $\mu \mathrm{A}$ |
|  |  |  |  |  | TA $=+25^{\circ} \mathrm{C}$ |  | 0.34 | 2.24 |  |
|  |  |  |  |  | $\mathrm{TA}^{\prime}=+50^{\circ} \mathrm{C}$ |  | 0.51 | 4.91 |  |
|  |  |  |  |  | TA $=+70^{\circ} \mathrm{C}$ |  | 0.88 | 9.93 |  |
|  |  |  |  |  | $\mathrm{TA}=+85^{\circ} \mathrm{C}$ |  | 1.52 | 18.11 |  |
|  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 3.37 | 36.04 |  |
|  | IDD3 | STOP mode | RAMSDS $=0$ Note |  | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 0.15 | 1.45 | $\mu \mathrm{A}$ |
|  |  |  |  |  | TA $=+25^{\circ} \mathrm{C}$ |  | 0.23 | 1.45 |  |
|  |  |  |  |  | TA $=+50^{\circ} \mathrm{C}$ |  | 0.45 | 4 |  |
|  |  |  |  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | 0.9 | 9 |  |
|  |  |  |  |  | $\mathrm{TA}=+85^{\circ} \mathrm{C}$ |  | 1.6 | 17 |  |
|  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 4 | 35 |  |
|  |  |  | RAMSDS $=1$ Note |  | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 0.14 | 1.45 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 0.21 | 1.45 |  |
|  |  |  |  |  | TA $=+50^{\circ} \mathrm{C}$ |  | 0.4 | 3.5 |  |
|  |  |  |  |  | $\mathrm{TA}=+70^{\circ} \mathrm{C}$ |  | 0.8 | 8.5 |  |
|  |  |  |  |  | $\mathrm{TA}=+85^{\circ} \mathrm{C}$ |  | 1.4 | 15 |  |
|  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 3.2 | 30 |  |
|  |  |  | RAMSDS = 1, |  | $\mathrm{TA}=-40^{\circ} \mathrm{C}$ |  | 0.22 | 1.53 | $\mu \mathrm{A}$ |
|  |  |  | 128-Hz realtime | operationNote 8 | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 0.32 | 1.56 |  |
|  |  |  |  |  | TA $=+50^{\circ} \mathrm{C}$ |  | 0.52 | 3.62 |  |
|  |  |  |  |  | TA $=+70^{\circ} \mathrm{C}$ |  | 0.93 | 8.63 |  |
|  |  |  |  |  | TA $=+85^{\circ} \mathrm{C}$ |  | 1.54 | 15.14 |  |
|  |  |  |  |  | $\mathrm{TA}^{\prime}=+105^{\circ} \mathrm{C}$ |  | 3.34 | 30.14 |  |

Note 1. The listed currents are the total currents flowing into VDD and EVDDO, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDDo or VSs, EVsso. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pulldown resistors, and those flowing while the data flash memory is being rewritten.
Note 2. The listed currents apply when the HALT instruction has been fetched from the flash memory for execution.
Note 3. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. They include the currents flowing into the RTC, but do not include those into the 32-bit interval timer and watchdog timer.
Note 4. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and low-speed on-chip oscillator are stopped. They include the currents flowing into the RTC, but do not include those into the 32-bit interval timer and watchdog timer.
Note 5. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and low-speed on-chip oscillator are stopped, and the setting of RTCLPC is 1, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). They include the currents flowing into the RTC, but do not include those into the 32-bit interval timer and watchdog timer.
Note 6. The listed currents with this setting allow retention of the contents of the entire RAM area.
The listed currents apply when the low-speed on-chip oscillator and subsystem clock oscillation are stopped. They do not include the current flowing into the RTC, 32-bit interval timer, and watchdog timer. For the current for operation of the subsystem clock in the STOP mode, refer to that in the HALT mode.
Note 7. The listed currents with this setting allow retention of the contents of a specified 4-Kbyte area of the RAM.
The listed currents apply when the low-speed on-chip oscillator and subsystem clock oscillation are stopped. They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.
Note 8. The listed currents with this setting allow retention of the contents of a specified 4-Kbyte area of the RAM.
The listed currents apply when the low-speed on-chip oscillator is stopped, the setting of RTCLPC is 1 , and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.

Remark 1. fil: Low-speed on-chip oscillator clock frequency
Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
(2) Peripheral Functions (Common to all products)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVsS} 1=0 \mathrm{~V}$ )

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVss} 1=0 \mathrm{~V}\right)$


Note 1. This current flows into VDD.
Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
Note 3. This current flows into the realtime clock (RTC). It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IRTC, when the realtime clock is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current. IDD2 in the subsystem clock operation mode includes the operating current of the realtime clock.
Note 4. This current only flows to the 32-bit interval timer. It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IIT, when the 32 -bit interval timer is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.
Note 5. This current only flows to the watchdog timer. It includes the operating current of the low-speed on-chip oscillator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is operating.
Note 6. This current only flows to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is operating or in the HALT mode.
Note 7. This current flows into AVREFP.
Note 8. This current only flows to the D/A converter.
The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IDAC, when the D/A converter is operating or in the HALT mode.
Note 9. This current only flows to the comparator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator is in operation.
Note 10. This current only flows to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
Note 11. This current only flows during self programming.
Note 12. This current only flows while the data flash memory is being rewritten.
Note 13. This current only flows into the SNOOZE mode sequencer. Note that the operating current of the low-speed on-chip oscillator and the XT1 oscillator are not included. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and ISMS, when the SNOOZE mode sequencer is operating or in the HALT mode.
Note 14. For shift time to the SNOOZE mode, see 18.3.13 SNOOZE Mode Function in the RL78/G23 User's Manual.
Note 15. This current flows into the remote control signal receiver. It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IIT, when the remote control signal receiver is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.
Note 16. This current is added to the supply current in the HALT mode when the setting of RTCLPC is 0 in the STOP mode, or when the setting of RTCLPC is 0 with the sub-system clock (fSUB) selected as the CPU clock.
Note 17. This current is added to the supply current when the output voltage control port is set.
Note 18. This current does not include the current flowing into the I/O port pins.

Remark 1. fil: Low-speed on-chip oscillator clock frequency
Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
Remark 3. fcLK: CPU/peripheral hardware clock frequency
Remark 4. The typical value for the ambient operating temperature ( $\mathrm{TA}_{\mathrm{A}}$ ) is $25^{\circ} \mathrm{C}$ unless otherwise specified.

### 2.4 AC Characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fMAIN) operation | HS <br> (high-speed main) mode | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.03125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V} D \leq 1.8 \mathrm{~V}$ | 0.25 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LS (low-speed main) mode | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.04167 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 1.8 \mathrm{~V}$ | 0.25 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LP <br> (low-power main) mode | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.5 |  | 1 | $\mu \mathrm{s}$ |
|  |  | Subsystem clock (fSUB) operation |  | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 26.041 | 30.5 | 31.3 | $\mu \mathrm{s}$ |
|  |  | In the self programming mode | HS <br> (high-speed main) mode | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.03125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 1.8 \mathrm{~V}$ | 0.5 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LS (low-speed main) mode | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.04167 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V} D \leq 1.8 \mathrm{~V}$ | 0.5 |  | 1 | $\mu \mathrm{s}$ |
| External system clock frequency | fex | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 1.0 |  | 20.0 | MHz |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$ |  |  | 1.0 |  | 4.0 | MHz |
|  | fexs |  |  |  | 32 |  | 38.4 | kHz |
| External system clock input high-level width, low-level width | $\begin{aligned} & \text { tEXH, } \\ & \text { tEXL } \end{aligned}$ | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 15 |  |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}$ |  |  | 120 |  |  | ns |
|  | tEXHS, tEXLS |  |  |  | 13.7 |  |  | $\mu \mathrm{s}$ |
| TIOO to TI07, TI10 to TI17 input high-level width, low-level width | tTIH, <br> tTIL |  |  |  | $\begin{gathered} 1 / \mathrm{fmCK} \\ +10 \end{gathered}$ |  |  | $n s^{\text {Note }}$ |
| TO00 to TO07, TO10 to TO17 output frequency | fтo | HS (high-speed main) mode LS (low-speed main) mode |  | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  |  | 2.7 V S EVDDo < 4.0 V |  |  | 8 | MHz |
|  |  |  |  | $1.8 \mathrm{~V} \leq$ EVDDO $<2.7 \mathrm{~V}$ |  |  | 4 | MHz |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}$ DDo $<1.8 \mathrm{~V}$ |  |  | 2 | MHz |
|  |  | LP (low-power main) mode |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | 2 | MHz |
| PCLBUZO, PCLBUZ1 output frequency | fPCL | HS (high-speed main) mode LS (low-speed main) mode |  | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  |  | 2.7 V S EVDDo $<4.0 \mathrm{~V}$ |  |  | 8 | MHz |
|  |  |  |  | $1.8 \mathrm{~V} \leq$ EVDDo $<2.7 \mathrm{~V}$ |  |  | 4 | MHz |
|  |  |  |  | $1.6 \mathrm{~V} \leq$ EVDDo $<1.8 \mathrm{~V}$ |  |  | 2 | MHz |
|  |  | LP (low-power main) mode |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO}<1.8 \mathrm{~V}$ |  |  | 2 | MHz |
| Interrupt input high-level width, low-level width | finth, fintL | INTP0 |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
|  |  | INTP1 to INTP11 |  | $1.6 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
| Key interrupt input lowlevel width | fKRH, fKRL | KR0 to KR7 |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 250 |  |  | ns |
|  |  |  |  | $1.6 \mathrm{~V} \leq$ EVDDo $<1.8 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | fRSL |  |  |  | 10 |  |  | $\mu \mathrm{s}$ |

(Note and Remark are listed on the next page.)

Note The following conditions are required for low voltage interface when EVDDO < VDD.
$1.8 \mathrm{~V} \leq$ EVDDO < 2.7 V : 125 ns min.
$1.6 \mathrm{~V} \leq \mathrm{EVDDO}<1.8 \mathrm{~V}: 250 \mathrm{~ns}$ min.

Remark fMCK: Timer array unit operating clock frequency
(To set this operating clock, use the CKSmn0 and CKSmn1 bits of the timer mode register mn (TMRmn) (m: Unit number ( $\mathrm{m}=0,1$ ), n : Channel number ( $\mathrm{n}=0$ to 3 ).)

Minimum Instruction Execution Time during Main System Clock Operation
TCY vs VDD (HS (high-speed main) mode)


TCY vs VDD (LS (low-speed main) mode)


TCY vs VDD (LP (low-power main) mode)


## AC Timing Test Points



External System Clock Timing


TI/TO Timing

IOO to TI07, TI10 to TI17


TO00 to TO07, TO10 to TO17


Interrupt Request Input Timing
$\square$

Key Interrupt Input Timing


RESET Input Timing


### 2.5 Characteristics of the Peripheral Functions

AC Timing Test Points


### 2.5.1 Serial array unit

(1) In UART communications with devices operating at same voltage levels
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{EVSS} 0=\mathrm{EVsS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | HS(High-Speed Main)Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Transfer rate Note 1 |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | fMCK/6 <br> Note 2 |  | fMCK/6 <br> Note 2 |  | fMCK/6 | bps |
|  |  | Theoretical value of the maximum transfer rate fMCK $=$ fCLKNote 3 |  | 5.3 |  | 4 |  | 0.33 | Mbps |

Note 1. The transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps.
Note 2. The following conditions are required for low voltage interface when EVDDO < VDD.
$2.4 \mathrm{~V} \leq$ EVDDO $<2.7 \mathrm{~V}$ : 2.6 Mbps max.
$1.8 \mathrm{~V} \leq$ EVDDo < 2.4 V : 1.3 Mbps max.
$1.6 \mathrm{~V} \leq$ EVDDo $<1.8 \mathrm{~V}$ : 0.6 Mbps max.
Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are as follows.
HS (high-speed main) mode: $32 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ )
$4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LS (low-speed main) mode: $24 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
$4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LP (low-power main) mode: $2 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg).

Connection in the UART communications with devices operating at same voltage levels


Bit width in the UART communications when interfacing devices operate at the same voltage level (reference)


Remark 1. $q$ : UART number ( $\mathrm{q}=0$ to 3 ), g : PIM and POM number ( $\mathrm{g}=0,1,8,14$ )
Remark 2. fМСК: Serial array unit operation clock frequency
(To set this operating clock, set the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 ).)
(2) In SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock (the ratings below are only applicable to CSIOO)
$\left(\mathrm{TA}=-40\right.$ to $+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $\left.=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | HS <br> (High-Speed Main) Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp cycle time | tKCY1 | tKCY1 $\geq 2 / \mathrm{fCLK}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 62.5 |  | 83.3 |  | 1000 |  | ns |
|  |  |  | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | 83.3 |  | 125 |  | 1000 |  | ns |
| SCKp high-/ low-level width | tKH1,tKL1 | $4.0 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -7 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -10 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -10 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -15 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -50 \end{gathered}$ |  | ns |
| Slp setup time (to SCKp $\uparrow$ )Note 1 | tSIK1 | $4.0 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  | 23 |  | 33 |  | 110 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ |  | 33 |  | 50 |  | 110 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 1 | tKSI1 | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp outputNote 2 | tKSO1 | $\mathrm{C}=20 \mathrm{pF}$ Note 3 |  |  | 10 |  | 10 |  | 10 | ns |

Note 1. The setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The setting for the SIp setup time becomes "to SCKpl" and that for the SIp hold time becomes "from SCKpl" when DAPmn $=0$ and CKPmn $=1$, or DAPmn = 1 and CKPmn = 0
Note 2. This setting applies when DAPmn $=0$ and $C K P m n=0$, or DAPmn $=1$ and CKPmn $=1$. The setting for the delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. The listed times are only valid when the peripheral I/O redirect function of CSIOO is not in use.
Remark 2. p : CSI number ( $\mathrm{p}=00$ ), m : Unit number ( $\mathrm{m}=0$ ), n : Channel number ( $\mathrm{n}=0$ ), g : PIM and POM numbers ( $\mathrm{g}=1$ )
Remark 3. fмск: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number ( $\mathrm{mn}=00$ ).)
(3) In SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | HS(High-Speed Main)Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp cycle time | tKCY1 | tKCY1 $\geq$ 4/fCLK | $2.7 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ | 125 |  | 166 |  | 2000 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 250 |  | 250 |  | 2000 |  | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 500 |  | 500 |  | 2000 |  | ns |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 1000 |  | 1000 |  | 2000 |  | ns |
| SCKp high-/ low-level width | $\begin{aligned} & \text { tKH1, } \\ & \text { tKL1 } \end{aligned}$ | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tKCY} 1 / 2 \\ -12 \end{gathered}$ |  | $\begin{gathered} \text { tKCY } 1 / 2 \\ -21 \end{gathered}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tКСү } 1 / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tКСү } 1 / 2 \\ -25 \end{gathered}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -38 \end{gathered}$ |  | $\begin{gathered} \text { tKCr } 1 / 2 \\ -38 \end{gathered}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | tKCY1/2 $-50$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -100 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -100 \end{gathered}$ |  | $\begin{gathered} \text { tKCY1/2 } \\ -100 \end{gathered}$ |  | ns |
| Slp setup time (to SCKp $\uparrow$ )Note 1 | tSIK1 | $4.0 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  | 44 |  | 54 |  | 110 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 44 |  | 54 |  | 110 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ |  | 75 |  | 75 |  | 110 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 110 |  | 110 |  | 110 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 220 |  | 220 |  | 220 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) Note 1 | tKSI1 | $1.6 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ |  | 19 |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output ${ }^{\text {Note }} 2$ | tKSO1 | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ $\mathrm{C}=30 \mathrm{pF}$ Note 3 |  |  | 25 |  | 25 |  | 25 | ns |

Note 1. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The setting for the SIp setup time becomes "to SCKp $\downarrow$ " and that for the SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 2. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The setting for the delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. $\quad \mathrm{C}$ is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register $g(\mathrm{PIMg})$ and the port output mode register $\mathrm{g}(\mathrm{POMg})$.

Remark 1. p : CSI number $(\mathrm{p}=00,01,10,11,20,21,30,31)$, m : Unit number $(\mathrm{m}=0,1), \mathrm{n}$ : Channel number $(\mathrm{n}=0$ to 3$)$, g : PIM and POM numbers ( $\mathrm{g}=0,1,4,5,8,14$ )
Remark 2. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number $=00$ to 03,10 to 13).)
(4) In SPI (CSI) communications in the slave mode with devices operating at same voltage levels with the SCKp external clock
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{EVss} 0=\mathrm{EVsS} 1=0 \mathrm{~V}$ )

| Item | Symbol | Conditions |  | HS(High-Speed Main)Mode |  | LS <br> (Low-Speed Main) <br> Mode |  | $\begin{gather*} \text { LP }  \tag{1/2}\\ \begin{array}{c} \text { (Low-Power Main) } \\ \text { Mode } \end{array} \end{gather*}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp cycle time Note 4 | tKCY2 | $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 20 MHz < fMCK | 8/fmсk |  | 8/fmск |  | - |  | ns |
|  |  |  | fMCK $\leq 20 \mathrm{MHz}$ | 6/fmск |  | 6/fмск |  | 6/fmск |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} 05.5 \mathrm{~V}$ | 16 MHz < fMCK | 8/fмск |  | 8/fмск |  | - |  | ns |
|  |  |  | fMCK $\leq 16 \mathrm{MHz}$ | 6/fmск |  | 6/fmск |  | 6/fmск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 6/fMCK and 500 |  | 6/fMCK and 500 |  | 6/fMCK and 500 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ |  | 6/fmck and 750 |  | 6/fmck and 750 |  | 6/fmck and 750 |  | ns |
|  |  | 1.6 V S EVDDO $\leq 5.5 \mathrm{~V}$ |  | 6/fmCK and 1500 |  | 6/fmCK and 1500 |  | 6/fmCK and 1500 |  | ns |
| SCKp high-/ low-level width | tкH2,\|tKL2 | $4.0 \mathrm{~V} \leq$ EVDD $0 \leq 5.5 \mathrm{~V}$ |  | tксү2/2-7 |  | tKCY2/2-7 |  | tксү2/2-7 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | tксү2/2-8 |  | tкç2/2-8 |  | tксү2/2-8 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tксү2/2 } \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tкCY2/2 } \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tксү2/2 } \\ -18 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tкCY2/2 } \\ -66 \end{gathered}$ |  | $\begin{gathered} \text { tксү2/2 } \\ -66 \end{gathered}$ |  | $\begin{gathered} \text { tkCy } / 2 \\ -66 \end{gathered}$ |  | ns |

(Notes, Caution, and Remarks are listed on the next page.)
(4) In SPI (CSI) communications in the slave mode with devices operating at same voltage levels with the SCKp external clock
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss = EVsso $\left.=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$
(2/2)

| Item | Symbol | Conditions |  | HS <br> (High-Speed Main) <br> Mode |  | LS <br> Low-Speed Main) <br> Mode |  | $\begin{gathered} \text { LP } \\ \begin{array}{c} \text { (Low-Power Main) } \\ \text { Mode } \end{array} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Slp setup time (to SCKp $\uparrow$ )Note 1 | tsIK2 | $2.7 \mathrm{~V} \leq$ EVDD $0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 1 / \text { fıck } \\ +20 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fMCK} \\ +30 \end{gathered}$ |  | $\begin{gathered} 1 / \text { fмск } \\ +30 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 1 / \text { fıск } \\ +30 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmCK} \\ +30 \end{gathered}$ |  | $\begin{gathered} \hline 1 / \mathrm{fmCK} \\ +30 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 1 / \mathrm{fmCK} \\ +40 \end{gathered}$ |  | $\begin{gathered} 1 / f \mathrm{fmck} \\ +40 \end{gathered}$ |  | $\begin{gathered} \hline 1 / \mathrm{fmCK} \\ +40 \end{gathered}$ |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note }} 1$ | tkSI2 | $1.8 \mathrm{~V} \leq$ EVDD $0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \hline \text { 1/fMck } \\ +31 \end{gathered}$ |  | $\begin{gathered} \hline \text { 1/fmск } \\ +31 \end{gathered}$ |  | $\begin{gathered} \hline \text { 1/fмск } \\ +31 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq$ EVDD $0 \leq 5.5 \mathrm{~V}$ |  | $\begin{aligned} & 1 / \mathrm{fMCK} \\ & +250 \end{aligned}$ |  | $\begin{gathered} 1 / \mathrm{fmck} \\ +250 \end{gathered}$ |  | $\begin{gathered} \hline \text { 1/fmck } \\ +250 \end{gathered}$ |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 2 | tKSO2 | $\begin{aligned} & \mathrm{C}=30 \mathrm{pF} \\ & \text { Note } 3 \end{aligned}$ | $2.7 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 2 / f \mathrm{fmck} \\ +44 \end{gathered}$ |  | $\begin{array}{r} \text { 2/fmck } \\ +110 \end{array}$ |  | $\begin{gathered} \hline \text { 2/fmck } \\ +110 \end{gathered}$ | ns |
|  |  |  | $2.4 \mathrm{~V} \leq$ EVDD $0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 2 / \text { fмск } \\ +75 \end{gathered}$ |  | $\begin{array}{r} \hline \text { 2/fmск } \\ +110 \end{array}$ |  | $\begin{gathered} \hline \text { 2/fmсk } \\ +110 \end{gathered}$ | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} 05.5 \mathrm{~V}$ |  | $\begin{gathered} \text { 2/fmсk } \\ +110 \end{gathered}$ |  | $\begin{gathered} \text { 2/fmck } \\ +110 \end{gathered}$ |  | $\begin{gathered} \text { 2/fmск } \\ +110 \end{gathered}$ | ns |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} 0 \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 2 / f \mathrm{fmck} \\ +220 \end{gathered}$ |  | $\begin{array}{r} \text { 2/fмск } \\ +220 \end{array}$ |  | $\begin{gathered} \text { 2/fmск } \\ +220 \end{gathered}$ | ns |

Note 1. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The setting for the SIp setup time becomes "to SCKp $\downarrow$ " and that for the SIp hold time becomes "from SCKpl" when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 2. This setting applies when DAPmn $=0$ and $C K P m n=0$, or DAPmn $=1$ and CKPmn $=1$. The setting for the delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. C is the load capacitance of the SOp output line.
Note 4. Transfer rate in the SNOOZE mode is 1 Mbps at the maximum.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using the port input mode register $g$ (PIMg) and the port output mode register g (POMg).

Remark 1. p: CSI number ( $p=00,01,10,11,20,21,30,31$ ), $m$ : Unit number ( $m=0,1$ ), $n$ : Channel number ( $n=0$ to 3 ), $g$ : PIM and POM numbers ( $\mathrm{g}=0,1,4,5,8,14$ )
Remark 2. fмCk: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number $=00$ to 03,10 to 13).)

Connection in the SPI (CSI) communications with devices operating at same voltage levels


Timing of serial transfer in the SPI (CSI) communications with devices operating at same voltage levels when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$


Timing of serial transfer in the SPI (CSI) communications with devices operating at same voltage levels when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$


Remark 1. $\mathrm{p}:$ CSI number ( $\mathrm{p}=00,01,10,11,20,21,30,31$ )
Remark 2. m : Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13)
(5) In simplified $\mathrm{I}^{2} \mathrm{C}$ communications with devices operating at same voltage levels
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVsS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | HS(High-Speed Main)Mode |  | $\begin{gather*} \hline \text { LS }  \tag{1/2}\\ \text { (Low-Speed Main) } \\ \text { Mode } \end{gather*}$ |  | $\begin{gathered} \text { LP } \\ \text { (Low-Power Main) } \\ \text { Mode } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $1000$ $\text { Note } 1$ |  | $1000$ $\text { Note } 1$ |  | 400Note 1 | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=3 \mathrm{k} \Omega \end{aligned}$ |  | 400Note 1 |  | 400 Note 1 |  | 400Note 1 | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ |  | 300Note 1 |  | 300Note 1 |  | 300Note 1 | kHz |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EVDDO}<1.8 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ |  | 250 Note 1 |  | 250Note 1 |  | 250Note 1 | kHz |
| Hold time when SCLr is low | tlow | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 475 |  | 1150 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=3 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1150 |  | 1150 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | 1550 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EVDDO}<1.8 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | 1850 |  | 1850 |  | 1850 |  | ns |
| Hold time when SCLr is high | thigh | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 475 |  | 1150 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E \mathrm{EVDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=3 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1150 |  | 1150 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | 1550 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EVDDO}<1.8 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | 1850 |  | 1850 |  | 1850 |  | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)
(5) In simplified $\mathrm{I}^{2} \mathrm{C}$ communications with devices operating at same voltage levels
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVss} 1=0 \mathrm{~V}$ )

| Item | Symbol | Conditions | HS(High-Speed Main)Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Data setup time (reception) | tSU:DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \mathrm{fMCK} \\ +85 \\ \text { Note } 2 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fMCK} \\ +85 \\ \text { Note } 2 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmCK} \\ +145 \\ \text { Note } 2 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=3 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \mathrm{fmCK} \\ +145 \\ \text { Note } 2 \end{gathered}$ |  | $\begin{aligned} & 1 / \mathrm{fmCK} \\ & +145 \\ & \text { Note } 2 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fMCK } \\ & +145 \\ & \text { Note } 2 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{fMCK} \\ & +230 \\ & \text { Note } 2 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{fMCK} \\ & +230 \\ & \text { Note } 2 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{fmCK} \\ & +230 \\ & \text { Note } 2 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EVDDo}<1.8 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \mathrm{fMCK} \\ +290 \\ \text { Note } 2 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fMCK} \\ +290 \\ \text { Note } 2 \end{gathered}$ |  | $\begin{aligned} & 1 / \mathrm{fMCK} \\ & +290 \\ & \text { Note } 2 \end{aligned}$ |  | ns |
| Data hold time (transmission) | thD:DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=3 \mathrm{k} \Omega \end{aligned}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EVDDo}<1.8 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5 \mathrm{k} \Omega \end{aligned}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |

Note 1. The listed times must be no greater than fMCK/4.
Note 2. Set fMCK so that it will not exceed the hold time when SCLr is low or high.
Caution Select the normal input buffer and the N -ch open drain output (VdD tolerance (when 30- to 52 -pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register $g$ (PIMg) and port output mode register h (POMh).
(Remarks are listed on the next page.)

Connection in the simplified $\mathrm{I}^{2} \mathrm{C}$ communications with devices operating at same voltage levels


Timing of serial transfer in the simplified $\mathrm{I}^{2} \mathrm{C}$ communications with devices operating at same voltage levels


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SDAr) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance
Remark 2. r: IIC number ( $r=00,01,10,11,20,21,30,31$ ), $g$ : PIM number ( $g=0,1,4,5,8,14$ ), h: POM number ( $g=0,1,4,5,7$ to 9, 14)
Remark 3. fMck: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number $=00$ to 03,10 to 13).)
(6) In UART communications with devices operating at different voltage levels ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ )
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | HS <br> (High-Speed Main) Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Transfer rate |  | Reception | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | fMCK/6 <br> Note 1 |  | fMCK/6 <br> Note 1 |  | fмСк/6 <br> Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate fMCK $=$ fCLK ${ }^{\text {Note }} 4$ |  | 5.3 |  | 4 |  | 0.33 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | fMCK/6 <br> Note 1 |  | fMCK/6 <br> Note 1 |  | fMCK/6 <br> Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\text { fMCK }=\text { fCLKNote } 4$ |  | 5.3 |  | 4 |  | 0.33 | Mbps |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | fMCK/6 <br> Notes 1, 2, 3 |  | fMCK/6 <br> Notes 1, 2 |  | fMCK/6 <br> Notes 1, 2 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\text { fMCK }=\text { fCLKNote } 4$ |  | 5.3 |  | 4 |  | 0.33 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps .
Note 2. Use this rate with EVDDo $\geq \mathrm{Vb}$.
Note 3. The following conditions are required for low voltage interface when EVDDO < VDD.
$2.4 \mathrm{~V} \leq \mathrm{EVDDD}<2.7 \mathrm{~V}: 2.6 \mathrm{Mbps}$ (max.)
$1.8 \mathrm{~V} \leq$ EVDDo < 2.4 V: 1.3 Mbps (max.)
Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:
HS (high-speed main) mode: $32 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$

$$
4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})
$$

LS (low-speed main) mode: $24 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ )
$4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LP (low-power main) mode: $2 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ )

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdd tolerance (when 30-to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. $q$ : UART number ( $q=0$ to 3 ), $g$ : PIM and POM number ( $g=0,1,8,14$ )
Remark 3. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number = 00 to 03,10 to 13).)
Remark 4. Communications by using UART2 with devices operating at different voltage levels are not possible when the setting of bit 1 (PIOR1) of the peripheral I/O redirection register (PIOR) is 1.
(6) In UART communications with devices operating at different voltage levels ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ )
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | HS(High-Speed Main)Mode |  | LS <br> (Low-Speed Main) <br> Mode |  | LP <br> (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Transfer rate |  | Transmission | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | Note 1 |  | Note 1 |  | Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{Cb}=50 \mathrm{pF}, \\ & \mathrm{Rb}=1.4 \mathrm{k} \Omega, \\ & \mathrm{Vb}=2.7 \mathrm{~V} \end{aligned}$ |  | 2.8 Note 2 |  | 2.8Note 2 |  | 2.8Note 2 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | Note 3 |  | Note 3 |  | Note 3 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{Cb}=50 \mathrm{pF}, \\ & \mathrm{Rb}=2.7 \mathrm{k} \Omega, \\ & \mathrm{Vb}=2.3 \mathrm{~V} \end{aligned}$ |  | $1.2^{\text {Note }} 4$ |  | 1.2 Note 4 |  | $1.2 \begin{aligned} & \text { Note } 4\end{aligned}$ | Mbps |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | Notes 5, 6 |  | Notes 5, 6 |  | Notes 5, 6 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{Cb}=50 \mathrm{pF}, \\ & \mathrm{Rb}=5.5 \mathrm{k} \Omega, \\ & \mathrm{Vb}=1.6 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.43 \\ \text { Note } 7 \end{gathered}$ |  | $\begin{gathered} 0.43 \\ \text { Note } 7 \end{gathered}$ |  | $\begin{gathered} 0.43 \\ \text { Note } 7 \end{gathered}$ | Mbps |

Note 1. The smaller maximum transfer rate derived by using $\mathrm{fMCK} / 6$ or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq$ EVDD0 $\leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}$

1
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\} \times 3}[b p s]$


Note 2. This rate is calculated as an example when the conditions described in the "Conditions" column are met. See Note 1 above to calculate the maximum transfer rate under conditions of the customer.

Note 3. The smaller maximum transfer rate derived by using $\mathrm{fMCK} / 6$ or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq$ EVDDo $<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}$

1
Maximum transfer rate $=\frac{}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\}}{} \times 100[\%]$

$$
\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }
$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4. This rate is calculated as an example when the conditions described in the "Conditions" column are met. See Note 3 above to calculate the maximum transfer rate under conditions of the customer.
Note 5. Use this rate with EVDDo $\geq \mathrm{Vb}$.
Note 6. The smaller maximum transfer rate derived by using $\mathrm{fMCK} / 6$ or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $1.8 \mathrm{~V} \leq$ EVDDO $<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V}$

1
Maximum transfer rate $=\frac{}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\}}{\times 100[\%]}$

$$
\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }
$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 7. This rate is calculated as an example when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the $\mathbf{N}$-ch open drain output (VdD tolerance (when 30-to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

In UART communications with devices operating at different voltage levels


Bit width in the UART communications with devices operating at different voltage levels (reference)


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line ( TxDq ) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line ( TxDq ) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. q : UART number ( $\mathrm{q}=0$ to 3 ), g : PIM and POM number ( $\mathrm{g}=0,1,8,14$ )
Remark 3. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number $=00$ to 03,10 to 13).)

Remark 4. Communications by using UART2 with devices operating at different voltage levels are not possible when the setting of bit 1 (PIOR1) of the peripheral I/O redirection register (PIOR) is 1.
(7) In SPI (CSI) communications in the master mode with devices operating at different voltage levels ( 2.5 V or 3 V ) with the internal SCKp clock (the ratings below are only applicable to CSIOO)
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{EVss} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | $\begin{gathered} \hline \text { HS } \\ \text { (High-Speed Main) } \\ \text { Mode } \end{gathered}$ |  | $\begin{gathered} \text { LS } \\ \text { (Low-Speed Main) } \\ \text { Mode } \end{gathered}$ |  | $\begin{gather*} \text { LP }  \tag{1/2}\\ \left(\begin{array}{c} \text { (Low-Power Main) } \\ \text { Mode } \end{array}\right. \end{gather*}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp cycle time | tkcy1 | tKCY1 $\geq$ 2/fcLK | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \\ & \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \\ & \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 200 |  | 200 |  | 2300 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \\ & \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \\ & \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 300 |  | 300 |  | 2300 |  | ns |
| SCKp high-level width | tKH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDo} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -120 \end{gathered}$ |  | $\begin{gathered} \text { tKCY } 1 / 2 \\ -120 \end{gathered}$ |  | $\begin{gathered} \text { tKCY } 1 / 2 \\ -120 \end{gathered}$ |  | ns |
| SCKp low-level width | tKL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tkCY } 1 / 2 \\ -7 \end{gathered}$ |  | $\begin{gathered} \text { tкCY1/2 } \\ -7 \end{gathered}$ |  | $\begin{gathered} \text { tKCY } 1 / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tкcy } 1 / 2 \\ -10 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCY} 1 / 2 \\ -10 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCY} 1 / 2 \\ -50 \end{gathered}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tsIK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 58 |  | 58 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 121 |  | 121 |  | 479 |  | ns |
| Slp hold time (from SCKp $\uparrow$ )Note 1 | tkSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp outputNote 1 | tksO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | 60 |  | 60 |  | 60 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | 130 |  | 130 |  | 130 | ns |

(Notes, Caution, and Remarks are listed on the next page.)
(7) In SPI (CSI) communications in the master mode with devices operating at different voltage levels ( 2.5 V or 3 V ) with the internal SCKp clock (the ratings below are only applicable to CSIOO)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVsS} 1=0 \mathrm{~V}$ )

| Item | Symbol | Conditions | $\begin{gathered} \hline \text { HS } \\ \text { (High-Speed Main) } \\ \text { Mode } \end{gathered}$ |  | $\begin{gather*} \hline \text { LS }  \tag{2/2}\\ \text { (Low-Speed Main) } \\ \text { Mode } \end{gather*}$ |  | $\begin{gathered} \text { LP } \\ \text { (Low-Power Main) } \\ \text { Mode } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Slp setup time (to SCKp $\downarrow$ ) Note 2 | tsIK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 23 |  | 23 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 33 |  | 33 |  | 110 |  | ns |
| Slp hold time (from SCKp $\downarrow)^{\text {Note }} 2$ | tkSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp outputNote 2 | tksO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V} \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=20 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 | ns |

Note 1. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
Note 2. This setting applies when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128 -pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
Remark 2. p: CSI number $(p=00)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0)$, $g$ : PIM and POM numbers $(g=1)$
Remark 3. fмск: Serial array unit operation clock frequency (To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number = 00).)
Remark 4. The listed times are only valid when the peripheral I/O redirect function of CSIOO is not in use.
(8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 $\mathrm{V}, 2.5 \mathrm{~V}$, or 3 V ) with the internal SCKp clock
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSSO}=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | HS <br> (High-Speed Main) <br> Mode |  | LS <br> (Low-Speed Main) <br> Mode |  | LP <br> (Low-Power Main) <br> Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp cycle time | tKCY1 | tKCY1 $\geq$ 4/fCLK | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \\ & \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 300 |  | 300 |  | 2300 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \\ & \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 500 |  | 500 |  | 2300 |  | ns |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \\ & \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1150 |  | 2300 |  | ns |
| SCKp high-level width | tKH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -75 \end{gathered}$ |  | $\begin{gathered} \text { tкСү1/2 } \\ -75 \end{gathered}$ |  | $\begin{gathered} \text { tкCY1/2 } \\ -75 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -170 \end{gathered}$ |  | $\begin{aligned} & \text { tксү1/2 } \\ & -170 \end{aligned}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -170 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq$ EVDDO $<3.3 \mathrm{~V}$, $1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0$ VNote, $\mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega$ |  | $\begin{gathered} \text { tксү1/2 } \\ -458 \end{gathered}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -458 \end{gathered}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -458 \end{gathered}$ |  | ns |
| SCKp low-level width | tKL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{tkCY} 1 / 2 \\ -12 \end{gathered}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -12 \end{gathered}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq$ EVDDo $<3.3 \mathrm{~V}$, $1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V}$ Note, $\mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega$ |  | $\begin{gathered} \text { tкCY } 1 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { tксү1/2 } \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCY} 1 / 2 \\ -50 \end{gathered}$ |  | ns |

Note Use this setting with EVDD $\geq$ Vb.
Caution Select the TTL input buffer for the SIp pin and the N -ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128 -pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register g(POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed two pages after the next page.)
(8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 $\mathrm{V}, 2.5 \mathrm{~V}$, or 3 V ) with the internal SCKp clock
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$
(2/3)

| Item | Symbol | Conditions | HS <br> (High-Speed Main) Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tSIK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, R \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 81 |  | 81 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 177 |  | 177 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 479 |  | 479 |  | 479 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note }} 1$ | tKSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, R \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp outputNote 1 | tKSO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, R \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 100 |  | 100 |  | 100 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 195 |  | 195 |  | 195 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 483 |  | 483 |  | 483 | ns |

Note 1. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
Note 2. Use this setting with EVDDO $\geq \mathrm{Vb}$.
Caution Select the TTL input buffer for the SIp pin and the N -ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the page after the next page.)
(8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 $\mathrm{V}, 2.5 \mathrm{~V}$, or 3 V ) with the internal SCKp clock
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | HS(High-Speed Main)Mode |  | LS(Low-Speed Main)Mode |  | LP <br> (Low-Power Main) <br> Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SIp setup time (to SCKp $\downarrow$ ) Note 1 | tsIK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 44 |  | 44 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 44 |  | 44 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 110 |  | 110 |  | 110 |  | ns |
| Slp hold time (from SCKp $\downarrow$ ) ${ }^{\text {Note }} 1$ | tkSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp outputNote 1 | tkSO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |

Note 1. This setting applies when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 2. Use this setting with EVDDO $\geq \mathrm{Vb}_{\mathrm{b}}$.
Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vod tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

Connection in the SPI (CSI) communications with devices operating at different voltage levels


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}[F]$ : Communication line (SCKp, SOp) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage

Remark 2. p : CSI number $(\mathrm{p}=00,01,10,20,30,31)$, m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ ), $\mathrm{g}: \mathrm{PIM}$ and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
Remark 3. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number = 00).)
Remark 4. Communications by using CSIO1 of 48-, 52-, and 64-pin products, and CSI11 and CSI 21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.

Timing of serial transfer in the SPI (CSI) communications in the master mode with devices operating at different voltage levels when DAPmn $=0$ and CKPmn = 0, or DAPmn = 1 and CKPmn = 1


Timing of serial transfer in the SPI (CSI) communications in the master mode with devices operating at different voltage levels when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$


Remark 1. p : CSI number $(\mathrm{p}=00,01,10,20,30,31$ ), m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ ), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
Remark 2. Communications by using CSIO1 of 48-, 52-, and 64-pin products, and CSI11 and CSI 21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.
(9) $\operatorname{In~SPI}(\mathrm{CSI})$ communications in the slave mode with devices operating at different voltage levels (1.8 $\mathrm{V}, 2.5 \mathrm{~V}$, or 3 V) with the external SCKp clock
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSSO}=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | HS (High-Speed Main) Mode |  | $\begin{gather*} \hline \text { LS }  \tag{1/2}\\ \begin{array}{c} \text { (Low-Speed Main) } \\ \text { Mode } \end{array} \end{gather*}$ |  | LP <br> (Low-Power Main) <br> Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp <br> cycle <br> time <br> Note 1 | tKCY2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V} \end{aligned}$ | 24 MHz < fMCK | 14/fmск |  | - |  | - |  | ns |
|  |  |  | 20 MHz < fMCK $\leq 24 \mathrm{MHz}$ | 12/fмск |  | 12/fмск |  | - |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCK} \leq 20 \mathrm{MHz}$ | 10/fmск |  | 10/fmск |  | - |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmCK} \leq 8 \mathrm{MHz}$ | 8/fмск |  | 8/fmск |  | - |  | ns |
|  |  |  | fmck $\leq 4 \mathrm{MHz}$ | 6/fmск |  | 6/fmск |  | 10/fmск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \end{aligned}$ | 24 MHz < fmck | 20/fмск |  | - |  | - |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{fMCK} \leq 24 \mathrm{MHz}$ | 16/fmск |  | 16/fmск |  | - |  | ns |
|  |  |  | 16 MHz < fMCK $\leq 20 \mathrm{MHz}$ | 14/fмск |  | 14/fmск |  | - |  | ns |
|  |  |  | 8 MHz < $\mathrm{fmCK} \leq 16 \mathrm{MHz}$ | 12/fмск |  | 12/fmск |  | - |  | ns |
|  |  |  | 4 MHz < fMCK $\leq 8 \mathrm{MHz}$ | 8/fmск |  | 8/fmск |  | - |  | ns |
|  |  |  | fMCk $\leq 4 \mathrm{MHz}$ | 6/fmск |  | 6/fmck |  | 10/fmck |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V} \\ & \text { Note } 2 \end{aligned}$ | 24 MHz < fmCK | 48/fmck |  | - |  | - |  | ns |
|  |  |  | $20 \mathrm{MHz}<$ fMCK $\leq 24 \mathrm{MHz}$ | 36/fmск |  | 36/fmск |  | - |  | ns |
|  |  |  | $16 \mathrm{MHz}<$ fmCk $\leq 20 \mathrm{MHz}$ | 32/fmck |  | 32/fmck |  | - |  | ns |
|  |  |  | 8 MHz < fMCK $\leq 16 \mathrm{MHz}$ | 26/fмск |  | 26/fмск |  | - |  | ns |
|  |  |  | 4 MHz < fMCK $\leq 8 \mathrm{MHz}$ | 16/fmck |  | 16/fmск |  | - |  | ns |
|  |  |  | fmck $\leq 4 \mathrm{MHz}$ | 10/fmск |  | 10/ғмск |  | 10/fmск |  | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)
(9) $\mathrm{In} \mathrm{SPI}(\mathrm{CSI})$ communications in the slave mode with devices operating at different voltage levels (1.8 $\mathrm{V}, 2.5 \mathrm{~V}$, or 3 V) with the external SCKp clock
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | $\begin{gathered} \text { HS } \\ \text { (High-Speed Main) } \\ \text { Mode } \end{gathered}$ |  | $\begin{gather*} \text { LS }  \tag{2/2}\\ \text { (Low-Speed Main) } \\ \text { Mode } \end{gather*}$ |  | $\begin{gathered} \text { LP } \\ \text { (Low-Power Main) } \\ \text { Mode } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCKp high-Ilow-level width | $\begin{array}{\|l\|} \hline \text { tKH2, } \\ \text { tKL2, } \\ \hline \end{array}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \text { tKCY2/2 } \\ -12 \end{gathered}$ |  | $\begin{gathered} \hline \text { tKCYz/2 } \\ -12 \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{tKCY} 2 / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \text { tксү2/2 } \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tKCYz/2 } \\ -18 \end{gathered}$ |  | $\begin{gathered} \text { tкč2/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2 \end{aligned}$ | $\begin{gathered} \hline \text { tKCY2/2 } \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { tKCY2/2 } \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy} 2 / 2 \\ -50 \end{gathered}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ )Note 3 | tsik2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 / \text { fмск } \\ +20 \end{gathered}$ |  | $\begin{gathered} \hline \text { 1/fmск } \\ +20 \end{gathered}$ |  | $\begin{gathered} 1 / \text { fmск } \\ +30 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \text { 1/fmск } \\ +20 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmck} \\ +20 \end{gathered}$ |  | $\begin{gathered} \hline \text { 1/fмск } \\ +30 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2 \end{aligned}$ | $\begin{gathered} 1 / \mathrm{fmск} \\ +30 \end{gathered}$ |  | $\begin{gathered} 1 / \text { fмск } \\ +30 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmск} \\ +30 \end{gathered}$ |  | ns |
| SIp hold time (from SCKp $\uparrow$ )Note 3 | tkSI2 |  | $\begin{gathered} \hline \text { 1/fmck } \\ +31 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmck} \\ +31 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmck} \\ +31 \end{gathered}$ |  | ns |
| Delay time from SCKp $\downarrow$ to SOp outputNote 4 | tKSO2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{array}{r} 2 / \mathrm{fmck} \\ +120 \end{array}$ |  | $\begin{gathered} 2 / f \mathrm{fmck} \\ +120 \end{gathered}$ |  | $\begin{gathered} \text { 2/fmck } \\ +573 \end{gathered}$ | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { 2/fmck } \\ +214 \end{gathered}$ |  | $\begin{gathered} 2 / f \mathrm{fmck} \\ +214 \end{gathered}$ |  | $\begin{gathered} \text { 2/fmск } \\ +573 \end{gathered}$ | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=30 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \text { 2/fmck } \\ +573 \end{gathered}$ |  | $\begin{aligned} & \hline \text { 2/fмскк } \\ & +573 \end{aligned}$ |  | $\begin{gathered} \text { 2/fmск } \\ +573 \end{gathered}$ | ns |

Note 1. Transfer rate in the SNOOZE mode: 1 Mbps (max.)
Note 2. Use this setting with EVDDO $\geq \mathrm{Vb}$.
Note 3. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKp $\downarrow$ " and SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 4. This setting applies when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VdD tolerance (for the 30-to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register g ( POMg ). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

Connection in the SPI (CSI) communications with devices operating at different voltage levels


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line ( SOp ) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line ( SOp ) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage

Remark 2. p : CSI number $(\mathrm{p}=00,01,10,20,30,31)$, m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ ), $\mathrm{g}: \mathrm{PIM}$ and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
Remark 3. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number $=00,01,02,10,12$ and 13).)
Remark 4. Communications by using CSIO1 of 48-, 52-, and 64-pin products, and CSI11 and CSI 21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.

Timing of serial transfer in the SPI (CSI) communications in the slave mode with devices operating at different voltage levels when DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$


Timing of serial transfer in the SPI (CSI) communications in the slave mode with devices operating at different voltage levels when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$


Remark 1. p: CSI number ( $p=00,01,10,20,30,31$ ), $m$ : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ ), $\mathrm{g}: \mathrm{PIM}$ and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )

Remark 2. Communications by using CSIO1 of 48-, 52-, and 64-pin products, and CSI11 and CSI21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.
(10) Simplified $I^{2} \mathrm{C}$ communications with devices operating at different voltage levels ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3 V )
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVsS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | HS <br> (High-Speed Main) <br> Mode <br> Max |  | LS <br> Low-Speed Main) <br> Mode |  | LPLow-Power Main) <br> Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ | kHz |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.8 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \hline 400 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 400 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \hline 400 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} \hline 400 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ | kHz |
| Hold time when SCLr is low | tlow | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 475 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 475 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.8 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1550 |  | 1550 |  | 1550 |  | ns |
| Hold time when SCLr is high | thigh | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 245 |  | 245 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 200 |  | 200 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.8 \mathrm{k} \Omega \end{aligned}$ | 675 |  | 675 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 600 |  | 600 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | 610 |  | 610 |  | 610 |  | ns |

(10) Simplified $\mathrm{I}^{2} \mathrm{C}$ communications with devices operating at different voltage levels ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3 V )
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVsS} 1=0 \mathrm{~V}$ )

| Item | Symbol | Conditions | HS(High-Speed Main)Mode |  | LS (Low-Speed Main) Mode |  | LP (Low-Power Main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Data setup time (reception) | tSU:DAT | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \mathrm{fmCK} \\ +135 \end{gathered}$ <br> Note 3 |  | $\begin{aligned} & \text { 1/fmCK } \\ & +135 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{gathered} \text { 1/fMCK } \\ +190 \\ \text { Note } 3 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD} 0<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \text { 1/fMCK } \\ & +135 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmck } \\ & +135 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmck } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=2.8 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \text { 1/fMCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmck } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, R \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \text { 1/fMCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmck } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmck } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}=5.5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \text { 1/fMCK } \\ +190 \\ \text { Note } 3 \end{gathered}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fMCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | ns |
| Data hold time (transmission) | thD: DAT | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD} 0<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=50 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}^{2}=2.8 \mathrm{k} \Omega \end{aligned}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{Cb}=100 \mathrm{pF}, R \mathrm{Rb}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{VNote} 2, \\ & \mathrm{Cb}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |

Note 1. The listed times must be no greater than fMCK/4.
Note 2. Use this setting with EVDDo $\geq \mathrm{Vb}$.
Note 3. Set fMCK so that it will not exceed the hold time when SCLr is low or high.

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N -ch open drain output (VdD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For ViH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

Connection in the ${ }^{2} \mathrm{C}$ communications with devices operating at different voltage levels


Timing of serial transfer in the simplified ${ }^{2} \mathrm{C}$ communications with devices operating at different voltage levels


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance, $\mathrm{Cb}[F]$ : Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
Remark 2. r: IIC number ( $r=00,01,10,20,30,31$ ), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
Remark 3. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n : Channel number $=00,01,02,10,12$ and 13).)

### 2.5.2 Serial interface UARTA

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $\left.=\mathrm{EVSS} 0=\mathrm{EVss} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer rate |  |  | 200 | 0 | 19200 | bps |

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark g : PIM number ( $\mathrm{g}=3,4,7,8$ ), $\mathrm{h}:$ POM number $(\mathrm{h}=3,4,7,8,12)$

### 2.5.3 Serial interface IICA

(1) $\mathrm{I}^{2} \mathrm{C}$ standard mode
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLAO clock frequency | fSCL | Standard mode: fcLK $\geq 1 \mathrm{MHz}$ | 0 |  | 100 | kHz |
| Setup time of restart condition | tsu:STA |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ | tHD:STA |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 is low | tLow |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 is high | tHIGH |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tSU:DAT |  | 250 |  |  | ns |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thD:DAT |  | 0 |  | 3.45 | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| Bus-free time | tBuF |  | 4.7 |  |  | $\mu \mathrm{s}$ |

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.
Note 2. The maximum value of thD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Caution The listed frequency and times apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. In such cases, the pin characteristics (lOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of communication line capacitance ( Cb ) and communication line pull-up resistor ( Rb ) are as follows. $\mathrm{Cb}=400 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega$
(2) $I^{2} C$ fast mode
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{EVss} 0=\mathrm{EVsS} 1=0 \mathrm{~V}$ )

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLA0 clock frequency | fSCL | $\begin{aligned} & \text { Fast mode: fCLK } \geq 3.5 \mathrm{MHz} \\ & 1.8 \mathrm{~V} \leq \text { EVDDO } \leq 5.5 \mathrm{~V} \end{aligned}$ | 0 |  | 400 | kHz |
| Setup time of restart condition | tsu:STA | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Hold timeNote 1 | tHD:STA | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 is low | tLow | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 1.3 |  |  | $\mu \mathrm{S}$ |
| Hold time when SCLA0 is high | tHIGH | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tSU:DAT | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thD:DAT | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Bus-free time | tBuF | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 1.3 |  |  | $\mu \mathrm{s}$ |

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.
Note 2. The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Caution The values in the above table apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. In such cases, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of communication line capacitance ( Cb ) and communication line pull-up resistor ( Rb ) are as follows. $\mathrm{Cb}=320 \mathrm{pF}, \mathrm{Rb}=1.1 \mathrm{k} \Omega$
(3) ${ }^{2} \mathrm{C}$ fast mode plus
(TA $=-40$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSs} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLA0 clock frequency | fSCL | Fast mode plus: fcLK $\geq 10 \mathrm{MHz}$ $2.7 \mathrm{~V} \leq$ EVDD $0 \leq 5.5 \mathrm{~V}$ | 0 |  | 1000 | kHz |
| Setup time of restart condition | tSu:STA | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | 0.26 |  |  | $\mu \mathrm{s}$ |
| Hold timeNote 1 | thD:STA | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.26 |  |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 is low | tLow | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.5 |  |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 is high | tHIGH | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ | 0.26 |  |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:DAT | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | 50 |  |  | ns |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thD:DAT | $2.7 \mathrm{~V} \leq$ EVDDO $\leq 5.5 \mathrm{~V}$ | 0 |  | 0.45 | $\mu \mathrm{s}$ |
| Setup time of stop condition | tSU:STO | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | 0.26 |  |  | $\mu \mathrm{s}$ |
| Bus-free time | tBUF | $2.7 \mathrm{~V} \leq$ EVDDo $\leq 5.5 \mathrm{~V}$ | 0.5 |  |  | $\mu \mathrm{S}$ |

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.
Note 2. The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Caution The values in the above table apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1 . In such cases, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of communication line capacitance ( Cb ) and communication line pull-up resistor ( Rb ) are as follows. $\mathrm{Cb}=120 \mathrm{pF}, \mathrm{Rb}=1.1 \mathrm{k} \Omega$

IICA serial transfer timing


Remark $\quad \mathrm{n}=0,1$

### 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

(1) Normal modes 1 and 2
(TA $=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVREFP} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, VSS $=0 \mathrm{~V}$,
reference voltage $(+)=\operatorname{AVREFP}(\operatorname{ADREFP} 1=0, \operatorname{ADREFP} 0=1)$, reference voltage $(-)=\operatorname{AVREFM}(\operatorname{ADREFM}=1)$,
target pins: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage)

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  | 8 |  | 12 | Bit |
| Conversion clock | fad |  | 1 |  | 32 | MHz |
| Overall errorNotes 1, 3, 4,5 | AINL | $4.5 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 7.5$ | LSB |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 9.0$ | LSB |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 9.0$ | LSB |
| Conversion time ${ }^{\text {Note } 6}$ | tconv | $4.5 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.0 |  |  | $\mu \mathrm{s}$ |
|  |  | 2.7 V $\leq$ AVREFP $=$ VdD $\leq 5.5 \mathrm{~V}$ | 2.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.0 |  |  | $\mu \mathrm{s}$ |
| Zero-scale errorNotes 1, 2, 3, 4, 5 | Ezs | $4.5 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.17$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
| Full-scale errorNotes 1, 2, 3, 4, 5 | Efs | $4.5 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.17$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
| Integral linearity errorNotes 1, 4,5 | ILE | $4.5 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.0$ | LSB |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.0$ | LSB |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.0$ | LSB |
| Differential linearity errorNote 1 | DLE | $4.5 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 1.0$ |  | LSB |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 1.0$ |  | LSB |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 1.0$ |  | LSB |
| Analog input voltage | Vain |  | 0 |  | AVrefp | V |

Note 1. This value does not include the quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.
Note 3. When pins ANI16 to ANI31 are selected as the target pins for conversion, the maximum values are as follows. Overall error: Add $\pm 3$ LSB to the maximum value. Zero-scale/full-scale error: Add $\pm 0.04 \%$ FSR to the maximum value.
Note 4. When reference voltage $(+)=$ VDD and reference voltage $(-)=$ Vss, the maximum values are as follows. Overall error: Add $\pm 10$ LSB to the maximum value. Zero-scale/full-scale error: Add $\pm 0.25 \%$ FSR to the maximum value. Integral linearity error: Add $\pm 4$ LSB to the maximum value.
Note 5. When AVREFP < VDD, the maximum values are as follows.
Overall error/zero-scale error/full-scale error: Add ( $\pm 0.75 \mathrm{LSB} \times(\mathrm{VDD}$ voltage $(\mathrm{V})$ - AVREFP voltage $(\mathrm{V})$ ) to the maximum value.
Integral linearity error: Add ( $\pm 0.2$ LSB $\times($ VDD voltage $(V)-\operatorname{AVREFP}$ voltage $(V))$ to the maximum value.
Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least $5 \mu \mathrm{~s}$. Accordingly, use standard mode 2 with the longer sampling time.
(2) Low-voltage modes 1 and 2
(TA $=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{AVREFP} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$,
reference voltage $(+)=\operatorname{AVREFP}(\operatorname{ADREFP} 1=0, \operatorname{ADREFP} 0=1)$, reference voltage $(-)=\operatorname{AVREFM}(\operatorname{ADREFM}=1)$,
target pins ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage)

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  | 8 |  | 12 | Bit |
| Conversion clock | fad |  | 1 |  | 24 | MHz |
| Overall errorNotes 1, 3, 4, 5 | AINL | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 9$ | LSB |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 9$ | LSB |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 11.5$ | LSB |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 12.0$ | LSB |
| Conversion timeNote 6 | tCONV | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.33 |  |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 5.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 10.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 20.0 |  |  | $\mu \mathrm{s}$ |
| Zero-scale errorNotes 1, 2, 3, 4, 5 | Ezs | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.27$ | \%FSR |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.28$ | \%FSR |
| Full-scale errorNotes 1, 2, 3, 4, 5 | Efs | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.21$ | \%FSR |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.27$ | \%FSR |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.28$ | \%FSR |
| Integral linearity errorNotes 1, 4, 5 | ILE | $2.7 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.5$ | LSB |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.5$ | LSB |
| Differential linearity errorNote 1 | DLE | $2.7 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 1.5$ |  | LSB |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 1.5$ |  | LSB |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AVREFP}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 2.0$ |  | LSB |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}$ REFP $=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 2.0$ |  | LSB |
| Analog input voltage | VAIN |  | 0 |  | AVREFP | V |

Note 1. This value does not include the quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.
Note 3. When pins ANI16 to ANI31 are selected as the target pins for conversion, the maximum values are as follows.
Overall error: Add $\pm 3$ LSB to the maximum value.
Zero-scale/full-scale error: Add $\pm 0.04 \%$ FSR to the maximum value.
Note 4. When reference voltage $(+)=$ VDD and reference voltage $(-)=\mathrm{Vss}$, the maximum values are as follows. Overall error: Add $\pm 10$ LSB to the maximum value.
Zero-scale/full-scale error: Add $\pm 0.25 \%$ FSR to the maximum value.
Integral linearity error: Add $\pm 4$ LSB to the maximum value.
Note 5. When AVREFP < VDD, the maximum values are as follows.
Overall error/zero-scale error/full-scale error: Add ( $\pm 0.75 \mathrm{LSB} \times(\mathrm{VDD}$ voltage $(\mathrm{V})-\operatorname{AVREFP}$ voltage $(\mathrm{V})$ ) to the maximum value.
Integral linearity error: Add ( $\pm 0.2$ LSB $\times(\operatorname{VDD}$ voltage $(\mathrm{V})-\mathrm{AVREFP}$ voltage $(\mathrm{V})$ ) to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least $5 \mu \mathrm{~s}$. Accordingly, use standard mode 2 with the longer sampling time, and use the conversion clock (fAD) of no more than 16 MHz .
(3) When the internal reference voltage is selected as reference voltage (+)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, low-voltage modes 1 and 2 , reference voltage $(+)=$ internal reference voltage (ADREFP1 $=1$, ADREFPO $=0$ ), reference voltage ( - ) = AVREFM (ADREFM $=1$ )

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | Bit |
| Conversion clock | fAD | 8-bit resolution | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1 |  | 2 | MHz |
| Zero-scale errorNotes 1, 2 | Ezs | 8-bit resolution | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.6$ | \%FSR |
| Integral linearity errorNote 1 | ILE | 8-bit resolution | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity errorNote 1 | DLE | 8-bit resolution | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 1.0$ |  | LSB |
| Analog input voltage | VAIN |  |  | 0 |  | VBGR <br> Note 3 | V |

Note 1. This value does not include the quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.
Note 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
Note 4. When reference voltage (-) is selected as Vss, the maximum values are as follows. Zero-scale error: Add $\pm 0.35 \%$ FSR to the maximum value. Integral linearity error: Add $\pm 0.5$ LSB to the maximum value.

### 2.6.2 Temperature sensor/internal reference voltage characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Temperature sensor output <br> voltage | VTMPS25 | Setting ADS register $=80 \mathrm{H}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 1.05 |  | V |
| Internal reference voltage | VBGR | Setting ADS register $=81 \mathrm{H}$ | 1.42 | 1.48 | 1.54 | V |
| Temperature coefficient | FVTMPS | Temperature dependency of the temperature <br> sensor voltage |  | -3.3 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Operation stabilization wait <br> time | tAMP |  | 5 |  |  | $\mu \mathrm{~s}$ |

### 2.6.3 D/A converter characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDDO}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  |  |  | 8 | Bit |
| Overall error | AINL | Rload $=8 \mathrm{M} \Omega$ | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
|  |  | Rload $=4 \mathrm{M} \Omega$ | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
| Settling time | tSET | Cload $=20 \mathrm{pF}$ | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{s}$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 6 | $\mu \mathrm{s}$ |

### 2.6.4 Comparator characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage range | IVREF | Input to the IVREFO and IVREF1 pins$\mathrm{COLVL}=0, \mathrm{C} 1 \mathrm{LVL}=0$ |  | 0 |  | Vdd-1.4 | V |
|  |  | Input to the IVREF0 and IVREF1 pins COLVL $=1, \mathrm{C} 1 \mathrm{LVL}=1$ |  | 1.4 |  | VDD | V |
|  | IVCMP | Input to the IVCMP0 and IVCMP1 pins |  | -0.3 |  | VDD +0.3 | V |
| Output delay | td | $\begin{aligned} & \text { VDD }=3.0 \mathrm{~V} \text {, } \\ & \text { Input slew rate }>1 \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ | High-speed mode |  |  | 1.5 | $\mu \mathrm{s}$ |
|  |  |  | Low-speed mode |  | 3.0 |  | $\mu \mathrm{s}$ |
| Offset voltage | - | High-speed mode |  |  |  | 50 | mV |
|  |  | Low-speed mode |  |  |  | 40 | mV |
| Operation stabilization wait time | tCMP |  |  | 30 |  |  | $\mu \mathrm{s}$ |
| Internal reference voltage | VBGR2 |  |  | 1.4 |  | 1.6 | V |

### 2.6.5 POR circuit characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Detection voltage | VPOR, VPDR |  | 1.43 | 1.50 | 1.57 | V |
| Minimum pulse widthNote | TPW |  | 300 |  |  | $\mu \mathrm{~s}$ |

Note $\quad$ This width is the minimum time required for a POR reset when VDD falls below VPDR. This width is also the minimum time required for a POR reset from when VDD falls below 0.7 V to when VDD exceeds VPOR in the STOP mode or while the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 2.6.6 LVD circuit characteristics

(1) LVDO Detection Voltage in the Reset Mode and Interrupt Mode
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, \mathrm{VPDR} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $\left.=0 \mathrm{~V}\right)$

| Item |  | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection voltage | Supply voltage level | VLVD00 | The power supply voltage is rising. | 3.84 | 3.96 | 4.08 | V |
|  |  |  | The power supply voltage is falling. | 3.76 | 3.88 | 4.00 | V |
|  |  | VLVD01 | The power supply voltage is rising. | 2.88 | 2.97 | 3.06 | V |
|  |  |  | The power supply voltage is falling. | 2.82 | 2.91 | 3.00 | V |
|  |  | VLVD02 | The power supply voltage is rising. | 2.59 | 2.67 | 2.75 | V |
|  |  |  | The power supply voltage is falling. | 2.54 | 2.62 | 2.70 | V |
|  |  | VLVD03 | The power supply voltage is rising. | 2.31 | 2.38 | 2.45 | V |
|  |  |  | The power supply voltage is falling. | 2.26 | 2.33 | 2.40 | V |
|  |  | VLVD04 | The power supply voltage is rising. | 1.84 | 1.90 | 1.95 | V |
|  |  |  | The power supply voltage is falling. | 1.80 | 1.86 | 1.91 | V |
|  |  | VLVD05 | The power supply voltage is rising. | 1.64 | 1.69 | 1.74 | V |
|  |  |  | The power supply voltage is falling. | 1.60 | 1.65 | 1.70 | V |
| Minimum pulse width |  | tLW |  | 500 |  |  | $\mu \mathrm{s}$ |
| Detection delay time |  |  |  |  |  | 500 | $\mu \mathrm{s}$ |

(2) LVD1 Detection Voltage of Reset Mode and Interrupt Mode
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{VPDR} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ )

| Item |  | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection voltage | Supply voltage level | VLVD10 | The power supply voltage is rising. | 4.08 | 4.16 | 4.24 | V |
|  |  |  | The power supply voltage is falling. | 4.00 | 4.08 | 4.16 | V |
|  |  | VLVD11 | The power supply voltage is rising. | 3.88 | 3.96 | 4.04 | V |
|  |  |  | The power supply voltage is falling. | 3.80 | 3.88 | 3.96 | V |
|  |  | VLVD12 | The power supply voltage is rising. | 3.68 | 3.75 | 3.82 | V |
|  |  |  | The power supply voltage is falling. | 3.60 | 3.67 | 3.74 | V |
|  |  | VLVD13 | The power supply voltage is rising. | 3.48 | 3.55 | 3.62 | V |
|  |  |  | The power supply voltage is falling. | 3.40 | 3.49 | 3.54 | V |
|  |  | VLVD14 | The power supply voltage is rising. | 3.28 | 3.35 | 3.42 | V |
|  |  |  | The power supply voltage is falling. | 3.20 | 3.27 | 3.34 | V |
|  |  | VLVD15 | The power supply voltage is rising. | 3.07 | 3.13 | 3.19 | V |
|  |  |  | The power supply voltage is falling. | 3.00 | 3.06 | 3.12 | V |
|  |  | VLVD16 | The power supply voltage is rising. | 2.91 | 2.97 | 3.03 | V |
|  |  |  | The power supply voltage is falling. | 2.85 | 2.91 | 2.97 | V |
|  |  | VLVD17 | The power supply voltage is rising. | 2.76 | 2.815 | 2.87 | V |
|  |  |  | The power supply voltage is falling. | 2.70 | 2.755 | 2.81 | V |
|  |  | VLVD18 | The power supply voltage is rising. | 2.61 | 2.66 | 2.71 | V |
|  |  |  | The power supply voltage is falling. | 2.55 | 2.60 | 2.65 | V |
|  |  | VLVD19 | The power supply voltage is rising. | 2.45 | 2.50 | 2.55 | V |
|  |  |  | The power supply voltage is falling. | 2.40 | 2.45 | 2.50 | V |
|  |  | VLVD110 | The power supply voltage is rising. | 2.35 | 2.40 | 2.45 | V |
|  |  |  | The power supply voltage is falling. | 2.30 | 2.35 | 2.40 | V |
|  |  | VLVD111 | The power supply voltage is rising. | 2.25 | 2.295 | 2.34 | V |
|  |  |  | The power supply voltage is falling. | 2.20 | 2.25 | 2.29 | V |
|  |  | VLVD112 | The power supply voltage is rising. | 2.15 | 2.195 | 2.24 | V |
|  |  |  | The power supply voltage is falling. | 2.10 | 2.145 | 2.19 | V |
|  |  | VLVD113 | The power supply voltage is rising. | 2.05 | 2.09 | 2.13 | V |
|  |  |  | The power supply voltage is falling. | 2.00 | 2.04 | 2.08 | V |
|  |  | VLVD114 | The power supply voltage is rising. | 1.94 | 1.98 | 2.02 | V |
|  |  |  | The power supply voltage is falling. | 1.90 | 1.94 | 1.98 | V |
|  |  | VLVD115 <br> Note | The power supply voltage is rising. | 1.84 | 1.875 | 1.91 | V |
|  |  |  | The power supply voltage is falling. | 1.80 | 1.835 | 1.87 | V |
|  |  | VLVD116 <br> Note | The power supply voltage is rising. | 1.74 | 1.775 | 1.81 | V |
|  |  |  | The power supply voltage is falling. | 1.70 | 1.735 | 1.77 | V |
|  |  | VLVD117 <br> Note | The power supply voltage is rising. | 1.64 | 1.67 | 1.70 | V |
|  |  |  | The power supply voltage is falling. | 1.60 | 1.63 | 1.66 | V |
| Minimum pulse width |  | tLW |  | 500 |  |  | $\mu \mathrm{s}$ |
| Detection delay time |  |  |  |  |  | 500 | $\mu \mathrm{s}$ |

Note This setting can only be used when LVDO is disabled.

### 2.6.7 Power supply voltage rising slope characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{V} \mathrm{SS}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Power supply voltage rising <br> slope | SVDD |  |  |  | 54 | $\mathrm{~V} / \mathrm{ms}$ |

Caution Make sure to keep the internal reset state by the LVD0 circuit or an external reset until VdD reaches the operating voltage range shown in AC characteristics.

### 2.7 RAM Data Retention Characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VDDDR |  | 1.43 Note |  | 5.5 | V |

Note This voltage depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.


### 2.8 Flash Memory Programming Characteristics

( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, VSS $=0 \mathrm{~V}$ )

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU/peripheral hardware clock frequency | fCLK |  | 1 |  | 32 | MHz |
| Number of code flash rewrites ${ }^{\text {Notes 1, 2, }} 3$ | Cerwr | Retained for 20 years $\mathrm{TA}=85^{\circ} \mathrm{C}$ | 1,000 |  |  | Times |
| Number of data flash rewritesNotes 1, 2, 3 |  | Retained for 1 year $\mathrm{TA}=25^{\circ} \mathrm{C}$ |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{TA}=85^{\circ} \mathrm{C}$ | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{TA}=85^{\circ} \mathrm{C}$ | 10,000 |  |  |  |

Note 1. 1 erase +1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.
Note 2. The listed numbers of times apply when using flash memory programmer and Renesas Electronics self programming library.
Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
(1) Code flash memory
$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\right)$

|  |  |  |  | K = 1 | Mz | fcLk | 2 MHz | 3 MHz | 4 MHz | $\leq$ fCLK | 8 MHz | 8 MHz | $\leq$ fcLk | 32 MHz |  | $=32$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Symbol | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Programming time | 4 bytes | tP4 | - | 74.7 | 656.5 | - | 51.0 | 464.6 | - | 41.7 | 384.8 | - | 37.1 | 346.2 | - | 34.2 | 321.9 | $\mu \mathrm{s}$ |
| Erasure time | 2 Kbytes | tE2K | - | 10.4 | 312.2 | - | 7.7 | 258.5 | - | 6.4 | 231.8 | - | 5.8 | 218.4 | - | 5.6 | 214.4 | ms |
| Blank checking time | 4 bytes | tBC4 | - | - | 38.4 | - | - | 19.2 | - | - | 13.1 | - | - | 10.2 | - | - | 8.3 | $\mu \mathrm{s}$ |
|  | 2 Kbytes | tBC2K | - | - | 2618.9 | - | - | 1309.5 | - | - | 658.3 | - | - | 332.8 | - | - | 234.1 | $\mu \mathrm{s}$ |
| Time taken to forcibly stop the erasure |  | tsed | - | - | 18.0 | - | - | 14.0 | - | - | 12.0 | - | - | 11.0 | - | - | 10.3 | $\mu \mathrm{s}$ |
| Security setting time |  | tawssas | - | 18.2 | 526.2 | - | 14.4 | 469.2 | - | 12.5 | 441.1 | - | 11.6 | 427.1 | - | 11.3 | 422.6 | ms |
| Time until programming starts following cancellation of the STOP instruction |  | - | 20 | - | - | 20 | - | - | 20 | - | - | 20 | - | - | 20 | - | - | $\mu \mathrm{s}$ |

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.
(2) Data flash memory
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $\left.=0 \mathrm{~V}\right)$

| Item |  | Symbol | $\mathrm{fcLK}=1 \mathrm{MHz}$ |  |  | $\mathrm{fcLK}=2 \mathrm{MHz}, 3 \mathrm{MHz}$ |  |  | $4 \mathrm{MHz} \leq$ fcLk $<8 \mathrm{MHz}$ |  |  | $8 \mathrm{MHz} \leq$ fcLk $<32 \mathrm{MHz}$ |  |  | fCLK $=32 \mathrm{MHz}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Programming time | 1 byte |  | tP4 | - | 74.7 | 656.5 | - | 51.0 | 464.6 | - | 41.7 | 384.8 | - | 37.1 | 346.2 | - | 34.2 | 321.9 | $\mu \mathrm{s}$ |
| Erasure time | 256 <br> bytes | tE2K | - | 7.8 | 259.2 | - | 6.4 | 232.0 | - | 5.8 | 218.5 | - | 5.5 | 211.8 | - | 5.4 | 209.7 | ms |
| Blank checking time | 1 byte | tBC4 | - | - | 38.4 | - | - | 19.2 | - | - | 13.1 | - | - | 10.2 | - | - | 8.3 | $\mu \mathrm{s}$ |
|  | 256 <br> bytes | tBC2K | - | - | 1326.1 | - | - | 663.1 | - | - | 335.1 | - | - | 171.2 | - | - | 121.0 | $\mu \mathrm{s}$ |
| Time taken to forcibly stop the erasure |  | tSED | - | - | 18.0 | - | - | 14.0 | - | - | 12.0 | - | - | 11.0 | - | - | 10.3 | $\mu \mathrm{s}$ |
| Time until programming starts following cancellation of the STOP instruction |  | - | 20 | - | - | 20 | - | - | 20 | - | - | 20 | - | - | 20 | - | - | $\mu \mathrm{s}$ |
| Time until reading starts following setting DFLEN to 1 |  | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | ns |

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

### 2.9 Dedicated Flash Memory Programmer Communication (UART)

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Transfer rate |  | During serial programming | 115,200 |  | $1,000,000$ | bps |

### 2.10 Timing of Entry to Flash Memory Programming Modes

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $\left.=\mathrm{EVSS} 0=\mathrm{EVSS} 1=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Time to complete the communication for the <br> initial setting after the external reset is <br> released | tSUINIT | POR and LVD reset must be released <br> before the external reset is released. |  |  | 100 |
| Time to release the external reset after the <br> TOOLO pin is set to the low level | tsU | POR and LVD reset must be released <br> before the external reset is released. | 10 |  |  |
| Time to hold the TOOLO pin at the low level <br> after the external reset is released <br> (the processing time of the firmware to <br> control the flash memory is not included) | tHD | POR and LVD reset must be released <br> before the external reset is released. | 1 |  |  |


$<1>$ The low level is input to the TOOL0 pin.
$<2>$ The external reset is released. Note that the POR and LVD reset must be released before the external reset is released.
$<3>$ The TOOLO pin is set to the high level.
$<4>$ Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The time during which the communications for the initial setting must be completed within 100 ms after the external reset is released.
tsu: Time to release the external reset after the TOOLO pin is set to the low level
thD: Time to hold the TOOLO pin at the low level after the external reset is released. It does not include the processing time of the firmware to control the flash memory.

## 3. PACKAGE DRAWINGS

### 3.1 30-Pin Products

R7F100GAF3CSP, R7F100GAG3CSP, R7F100GAH3CSP, R7F100GAJ3CSP R7F100GAF2DSP, R7F100GAG2DSP, R7F100GAH2DSP, R7F100GAJ2DSP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LSSOP30-0300-0.65 | PLSP0030JB-B | S30MC-65-5A4-3 | 0.18 |



NOTE
Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

(C) 2012 Renesas Electronics Corporation. All rights reserved.

### 3.2 32-Pin Products

R7F100GBF3CNP, R7F100GBG3CNP, R7F100GBH3CNP, R7F100GBJ3CNP R7F100GBF2DNP, R7F100GBG2DNP, R7F100GBH2DNP, R7F100GBJ2DNP

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN032-5×5-0.50 | PWQN0032KE-A | 0.06 |



R7F100GBF3CFP, R7F100GBG3CFP, R7F100GBH3CFP, R7F100GBJ3CFP
R7F100GBF2DFP, R7F100GBG2DFP, R7F100GBH2DFP, R7F100GBJ2DFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP32-7x7-0.80 | PLQP0032GB-A | P32GA-80-GBT-1 | 0.2 |


© 2012 Renesas Electronics Corporation. All rights reserved.

### 3.3 36-Pin Products

R7F100GCF3CLA, R7F100GCG3CLA, R7F100GCH3CLA, R7F100GCJ3CLA R7F100GCF2DLA, R7F100GCG2DLA, R7F100GCH2DLA, R7F100GCJ2DLA

Contact a Renesas Electronics sales office for details.

## $3.4 \quad$ 40-Pin Products

R7F100GEF3CNP, R7F100GEG3CNP, R7F100GEH3CNP, R7F100GEJ3CNP R7F100GEF2DNP, R7F100GEG2DNP, R7F100GEH2DNP, R7F100GEJ2DNP

Contact a Renesas Electronics sales office for details.

### 3.5 44-Pin Products

R7F100GFF3CFP, R7F100GFG3CFP, R7F100GFH3CFP, R7F100GFJ3CFP
R7F100GFK3CFP, R7F100GFL3CFP
R7F100GFN3CFP
R7F100GFF2DFP, R7F100GFG2DFP, R7F100GFH2DFP, R7F100GFJ2DFP
R7F100GFK2DFP, R7F100GFL2DFP
R7F100GFN2DFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP44-10×10-0.80 | PLQP0044GC-A | P44GB-80-UES-2 | 0.36 |


(4) 2012 Renesas Electronics Corporation. All rights reserved.

### 3.6 48-Pin Products

R7F100GGF3CFB, R7F100GGG3CFB, R7F100GGH3CFB, R7F100GGJ3CFB R7F100GGK3CFB, R7F100GGL3CFB, R7F100GGN3CFB

R7F100GGF2DFB, R7F100GGG2DFB, R7F100GGH2DFB, R7F100GGJ2DFB
R7F100GGK2DFB, R7F100GGL2DFB, R7F100GGN2CFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS[Typ.] |
| :---: | :---: | :---: | :---: |
| P-LFQFP48-7×7-0.50 | PLQPO048KB-B | - | 0.2 g |



1. DIMENSIONS **1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION **3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE

LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL; SIZE MAY VARY.

| Reference <br> Symbol | Dimension in Milimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 6.9 | 7.0 | 7.1 |
| E | 6.9 | 7.0 | 7.1 |
| A 2 | - | 1.4 | - |
| HD | 8.8 | 9.0 | 9.2 |
| HE | 8.8 | 9.0 | 9.2 |
| A | - | - | 1.7 |
| A 1 | 0.05 | - | 0.15 |
| bp | 0.17 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0{ }^{\mathrm{a}}$ | $3.5^{\mathrm{B}}$ | $8{ }^{\mathrm{D}}$ |
| e | - | 0.5 | - |
| $\times$ | - | - | 0.08 |
| y | - | - | 0.08 |
| Lp | 0.45 | 0.6 | 0.75 |
| L 1 | - | 1.0 | - |

R7F100GGF3CNP, R7F100GGG3CNP, R7F100GGH3CNP, R7F100GGJ3CNP R7F100GGK3CNP, R7F100GGL3CNP, R7F100GGN3CNP

R7F100GGF2DNP, R7F100GGG2DNP, R7F100GGH2DNP, R7F100GGJ2DNP R7F100GGK2DNP, R7F100GGL2DNP, R7F100GGN2CNP

Contact a Renesas Electronics sales office for details.

## $3.7 \quad$ 52-Pin Products

R7F100GJF3CFA, R7F100GJG3CFA, R7F100GJH3CFA, R7F100GJJ3CFA
R7F100GJK3CFA, R7F100GJL3CFA, R7F100GJN3CFA
R7F100GJF2DFA, R7F100GJG2DFA, R7F100GJH2DFA, R7F100GJJ2DFA
R7F100GJK2DFA, R7F100GJL2DFA, R7F100GJN2DFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP52-10×10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3 |


© 2012 Renesas Electronics Corporation. All rights reserved.

## $3.8 \quad$ 64-Pin Products

R7F100GLF3CFA, R7F100GLG3CFA, R7F100GLH3CFA, R7F100GLJ3CFA
R7F100GLK3CFA, R7F100GLL3CFA, R7F100GLN3CFA
R7F100GLF2DFA, R7F100GLG2DFA, R7F100GLH2DFA, R7F100GLJ2DFA
R7F100GLK2DFA, R7F100GLL2DFA, R7F100GLN2DFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP64-12×12-0.65 | PLQP0064JA-A | P64GK-65-UET-2 | 0.51 |

 its true position at maximum material condition.

R7F100GLF3CFB, R7F100GLG3CFB, R7F100GLH3CFB, R7F100GLJ3CFB, R7F100GLK3CFB, R7F100GLL3CFB, R7F100GLN3CFB

R7F100GLF2DFB, R7F100GLG2DFB, R7F100GLH2DFB, R7F100GLJ2DFB,
R7F100GLK2DFB, R7F100GLL2DFB, R7F100GLN2DFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP64-10×10-0.50 | PLQP0064KB-C | - | 0.3 |

Unit: mm


NOTE)

1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY


| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 11.8 | 12.0 | 12.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 11.8 | 12.0 | 12.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.15 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

R7F100GLF3CLA, R7F100GLG3CLA, R7F100GLH3CLA, R7F100GLJ3CLA, R7F100GLK3CLA, R7F100GLL3CLA, R7F100GLN3CLA R7F100GLF2DLA, R7F100GLG2DLA, R7F100GLH2DLA, R7F100GLJ2DLA, R7F100GLK2DLA, R7F100GLL2DLA, R7F100GLN2DLA

Contact a Renesas Electronics sales office for details.

## $3.9 \quad$ 80-Pin Products

R7F100GMG3CFA, R7F100GMH3CFA, R7F100GMJ3CFA, R7F100GMK3CFA, R7F100GML3CFA, R7F100GMN3CFA

R7F100GMG2DFA, R7F100GMH2DFA, R7F100GM2DFA, R7F100GMK2DFA, R7F100GML2DFA, R7F100GMN2DFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP80-14×14-0.65 | PLQP0080JA-B | - | 0.6 |



1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE

LOCATED WITHIN THE HATCHED AREA.


| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 13.9 | 14.0 | 14.1 |
| E | 13.9 | 14.0 | 14.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 15.8 | 16.0 | 16.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 15.8 | 16.0 | 16.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.22 | 0.30 | 0.38 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.65 | - |
| x | - | - | 0.13 |
| y | - | - | 0.10 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

© 2016 Renesas Electronics Corporation. All rights reserved.

R7F100GMG3CFB, R7F100GMH3CFB, R7F100GMJ3CFB, R7F100GMK3CFB,
R7F100GML3CFB, R7F100GMN3CFB
R7F100GMG2DFB, R7F100GMH2DFB, R7F100GM2DFB, R7F100GMK2DFB,
R7F100GML2DFB, R7F100GMN2DFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP80-12×12-0.50 | PLQP0080KB-B | - | 0.5 |


© 2017 Renesas Electronics Corporation. All rights reserved.

## $3.10 \quad$ 100-Pin Products

R7F100GPG3CFB, R7F100GPH3CFB, R7F100GPJ3CFB, R7F100GPK3CFB, R7F100GPL3CFB, R7F100GPN3CFB

R7F100GPG2DFB, R7F100GPH2DFB, R7F100GPJ2DFB, R7F100GPK2DFB, R7F100GPL2DFB, R7F100GPN2DFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP100-14×14-0.50 | PLQP0100KB-B | - | 0.6 |



R7F100GPG3CFA, R7F100GPH3CFA, R7F100GPJ3CFA, R7F100GPK3CFA, R7F100GPL3CFA, R7F100GPN3CFA

R7F100GPG2DFA, R7F100GPH2DFA, R7F100GPJ2DFA, R7F100GPK2DFA, R7F100GPL2DFA, R7F100GPN2DFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP100-14×20-0.65 | PLQP0100JC-A | P100GF-65-GBN-1 | 0.92 |


(C)2012 Renesas Electronics Corporation. All rights reserved.

### 3.11 128-Pin Products

R7F100GSJ3CFB, R7F100GSK3CFB, R7F100GSL3CFB, R7F100GSN3CFB
R7F100GSJ2DFB, R7F100GSK2DFB, R7F100GSL2DFB, R7F100GSN2DFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP128-14×20-0.50 | PLQP0128KD-A | P128GF-50-GBP-1 | 0.92 |


detail of lead end


|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| D | $20.00 \pm 0.20$ |
| E | $14.00 \pm 0.20$ |
| HD | $22.00 \pm 0.20$ |
| HE | $16.00 \pm 0.20$ |
| A | 1.60 MAX. |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| $b$ | $0.22 \pm 0.05$ |
| $c$ | $0.145_{-0}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3^{\circ}{ }_{-3}^{\circ}{ }^{\circ}$ |
| $e$ | 0.50 |
| $x$ | 0.08 |
| $y$ | 0.08 |
| ZD | 0.75 |
| ZE | 0.75 |
|  |  |


| REVISION HISTORY | RL78/G23 Datasheet |
| :---: | :---: |


| Rev. | Date | Description |  |  |
| :---: | :---: | :---: | :--- | :---: |
|  |  | Page | Summary |  |
| 1.00 | Apr 13, 2021 | - | First edition issued |  |

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash ${ }^{\circledR}$ technology licensed from Silicon Storage Technology, Inc.
All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.).
7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.
(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

